XRT75VL00D datasheet(46/92 Pages) EXAR

46 / 92 page

XRT75VL00D

E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER

REV. 1.0.3

TABLE 17: REGISTER MAP DESCRIPTION - GLOBAL

0x07

R/W

JA0

This bit along with JA1 bit configures the Jitter Attenu-

ator as shown in the table below.

JATx/Rx

Writing a “1” to this bit selects the Jitter Attenuator in

the Transmit Path. A “0” selects in the Receive Path.

JA1

This bit along with the JA0 configures the Jitter Atten-

uator as shown in the table.

PNTRST

Setting this bit to “1” resets the Read and Write point-

ers of the jitter attenuator FIFO.

DFLCK

Set this bit to "1" to disable the SONET APS Recov-

ery Time of the PLL. When this bit is "0", the APS

Recovery Time is enabled. This helps to reduce the

time for the PLL to lock to the incoming frequency

when the Jitter Attenuator switches to narrow band.

This is required for SONET to DS-3 Mapping/Demap-

ping De-Synchronization applications.

0x08

Reserved

ADDRESS

(HEX)

TYPE

BIT

LOCATION

SYMBOL

DESCRIPTION

DEFAULT

VALUE(BIN)

0x20

R/W

INTEN

Bit 0 = INTEN Writing a “1” to this bit enables the

interrupts.

0x21

Read

Only

INTST

Bit 0 = INTST bit is set to “1” if an interrupt service is

required. The source level interrupt status register is

read to determine the cause of interrupt.

0x22 -

0x2F

Reserved

0x30

Reset

Upon

Read

D[7:0]

PRBSmsb

PRBS error counter MSB [15:8]

TABLE 16: REGISTER MAP DESCRIPTION

ADDRESS

(HEX)

TYPE

BIT LOCATION

SYMBOL

DESCRIPTION

DEFAULT

VALUE(BIN)

JA0

Mode

16 bit FIFO

32 bit FIFO

JA1

128 bit FIFO

Disable Jitter

Attenuator

XRT75VL00D Datasheet(PDF) 46 Page - Exar Corporation

XRT75VL00D Datasheet(HTML) 46 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL