Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ASM3P2508A Datasheet(PDF) 5 Page - Alliance Semiconductor Corporation

Part # ASM3P2508A
Description  Peak EMI Reducing Solution
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

ASM3P2508A Datasheet(HTML) 5 Page - Alliance Semiconductor Corporation

  ASM3P2508A Datasheet HTML 1Page - Alliance Semiconductor Corporation ASM3P2508A Datasheet HTML 2Page - Alliance Semiconductor Corporation ASM3P2508A Datasheet HTML 3Page - Alliance Semiconductor Corporation ASM3P2508A Datasheet HTML 4Page - Alliance Semiconductor Corporation ASM3P2508A Datasheet HTML 5Page - Alliance Semiconductor Corporation ASM3P2508A Datasheet HTML 6Page - Alliance Semiconductor Corporation ASM3P2508A Datasheet HTML 7Page - Alliance Semiconductor Corporation ASM3P2508A Datasheet HTML 8Page - Alliance Semiconductor Corporation ASM3P2508A Datasheet HTML 9Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 11 page
background image
Peak EMI Reducing Solution
5 of 11
rev 1.3
February 2005
ASM3P2508A
AC Electrical Characteristics
Parameter
Symbol
Conditions/ Description
Min
Typ
Max
Unit
FOUT1CLK
640
680
750
Rise Time
tr
VO = 0.8V to 2.0V; CL = 15pF
FOUT2CLK
440
480
600
pS
FOUT1CLK
660
720
800
Fall Time
tf
VO = 2.0V to 0.8V; CL = 15pF
FOUT2CLK
460
520
570
pS
Clock Duty
Cycle
tD
Ratio of pulse width (as measured from rising edge
to next falling edge at 2.5V) to one clock period
45
-
55
%
Output Frequency =120MHz
-
±2.73
-
Frequency
Deviation
fD
Output Frequency =72MHz /48 MHz
-
±1.78
-
%
On rising edges 500 uS apart at 2.5 V relative to an
ideal clock, PLL B inactive *
-
45
-
Jitter, Long
Term
Tj (LT)
On rising edges 500 uS apart at 2.5 V relative to an
ideal clock, PLL B active *
-
165
-
pS
From rising edge to next rising edge at 2.5 V,
PLL B inactive *
-
110
-
Jitter, peak to
peak
Tj (OT)
From rising edge to next rising edge at 2.5 V,
PLL B active *
-
390
-
pS
Clock
Stabilization
Time
tSTB
Output active from power up, RUN Mode via
Software Power Down
-
125
-
PS
* CL = 15 pF, Fxin = 14.31818 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com