Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT25QL641 Datasheet(PDF) 53 Page - Dialog Semiconductor

Part # AT25QL641
Description  64-Mbit, 1.7V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

AT25QL641 Datasheet(HTML) 53 Page - Dialog Semiconductor

Back Button AT25QL641 Datasheet HTML 49Page - Dialog Semiconductor AT25QL641 Datasheet HTML 50Page - Dialog Semiconductor AT25QL641 Datasheet HTML 51Page - Dialog Semiconductor AT25QL641 Datasheet HTML 52Page - Dialog Semiconductor AT25QL641 Datasheet HTML 53Page - Dialog Semiconductor AT25QL641 Datasheet HTML 54Page - Dialog Semiconductor AT25QL641 Datasheet HTML 55Page - Dialog Semiconductor AT25QL641 Datasheet HTML 56Page - Dialog Semiconductor AT25QL641 Datasheet HTML 57Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 77 page
background image
52
AT25QL641
DS-25QL641–130E–10/2018
Figure 7-57. Enable Reset and Reset Instruction (QPI Mode)
7.36
Read Serial Flash Discovery Parameter (5Ah)
The Read Serial Flash Discovery Parameter (SFDP) instruction allows reading the Serial Flash Discovery Parameter
area (SFDP). This SFDP area is composed of 2048 read-only bytes containing operating characteristics and vendor
specific information. The SFDP area is factory programmed. If the SFDP area is blank, the device is shipped with all the
SFDP bytes at FFh. If only a portion of the SFDP area is written to, the portion not used is shipped with bytes in the
erased state (FFh).
The instruction sequence for the read SFDP has the same structure as that of a ‘Fast Read’ instruction. First, the device
is selected by driving Chip Select (CS) low. Next, the 8-bit instruction code (5Ah) and the 24-bit address are shifted in,
followed by 8 dummy clock cycles. The bytes of SFDP content are shifted out on the Serial Data Output (SO) starting
from the specified address. Each bit is shifted out during the falling edge of Serial Clock (SCK). The instruction sequence
is shown here. The ‘Read SFDP’ instruction is terminated by driving Chip Select (CS) high at any time during data
output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com