Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT25SL321 Datasheet(PDF) 20 Page - Dialog Semiconductor

Part # AT25SL321
Description  32-Mbit, 1.7 V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

AT25SL321 Datasheet(HTML) 20 Page - Dialog Semiconductor

Back Button AT25SL321 Datasheet HTML 16Page - Dialog Semiconductor AT25SL321 Datasheet HTML 17Page - Dialog Semiconductor AT25SL321 Datasheet HTML 18Page - Dialog Semiconductor AT25SL321 Datasheet HTML 19Page - Dialog Semiconductor AT25SL321 Datasheet HTML 20Page - Dialog Semiconductor AT25SL321 Datasheet HTML 21Page - Dialog Semiconductor AT25SL321 Datasheet HTML 22Page - Dialog Semiconductor AT25SL321 Datasheet HTML 23Page - Dialog Semiconductor AT25SL321 Datasheet HTML 24Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 82 page
background image
19
AT25SL321
DS-25SL321–112H–2020-10
8.3
Write Enable for Volatile Status Register (50h)
This instruction provides additional flexibility to change the system configuration and memory protection schemes
quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register
non-volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status
Register (50h) instruction must be issued prior to a Write Status Register (01h) instruction. Execution of the Write
Enable for Volatile Status Register instruction (Figure 8-2) does not set the Write Enable Latch (WEL) bit.
Once the Write Enable for Volatile Status Register instruction is executed, a Write Enable instruction can not have
been issued prior to setting Write Status Register instruction (01h or 31h). When the Write Enable for Volatile
Status Register (50h) is set in QPI Mode, the SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of the
Status Register-2 must be driven to high after a Write Status Register instruction (01h). Once a Read Status
Register (05h or 31h) is issued, the read values of SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of the
Status Register-2 are ignored.
Figure 8-2. Write Enable for Volatile Status Register Instruction for SPI Mode (left) and QPI Mode (right)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com