Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MCF5373CAB180 Datasheet(PDF) 30 Page - NXP Semiconductors

Part # MCF5373CAB180
Description  MCF537x ColdFire짰 Microprocessor Data Sheet
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MCF5373CAB180 Datasheet(HTML) 30 Page - NXP Semiconductors

Back Button MCF5373CAB180 Datasheet HTML 26Page - NXP Semiconductors MCF5373CAB180 Datasheet HTML 27Page - NXP Semiconductors MCF5373CAB180 Datasheet HTML 28Page - NXP Semiconductors MCF5373CAB180 Datasheet HTML 29Page - NXP Semiconductors MCF5373CAB180 Datasheet HTML 30Page - NXP Semiconductors MCF5373CAB180 Datasheet HTML 31Page - NXP Semiconductors MCF5373CAB180 Datasheet HTML 32Page - NXP Semiconductors MCF5373CAB180 Datasheet HTML 33Page - NXP Semiconductors MCF5373CAB180 Datasheet HTML 34Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 46 page
background image
MCF537x ColdFire® Microprocessor Data Sheet, Rev. 4
Electrical Characteristics
Freescale Semiconductor
30
Table 17 lists specifications for the I2C output timing parameters shown in Figure 17.
Figure 17 shows timing for the values in Table 17 and Table 16.
Figure 17. I2C Input/Output Timings
I5
I2C_SCL/I2C_SDA fall time (VIH = 2.4 V to VIL =0.5 V)
—
1
ms
I6
Clock high time
4
—
tcyc
I7
Data setup time
0
—
ns
I8
Start condition setup time (for repeated start condition only)
2
—
tcyc
I9
Stop condition setup time
2
—
tcyc
Table 17. I2C Output Timing Specifications between SCL and SDA
Num
Characteristic
Min
Max
Units
I11
1 Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum
frequency (IFDR = 0x20) results in minimum output timings as shown in Table 17. The I2C interface is
designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual
position is affected by the prescale and division values programmed into the IFDR; however, the numbers
given in Table 17 are minimum values.
Start condition hold time
6
—
tcyc
I2 1
Clock low period
10
—
tcyc
I3 2
2 Because I2C_SCL and I2C_SDA are open-collector-type outputs, which the processor can only actively drive
low, the time I2C_SCL or I2C_SDA take to reach a high level depends on external signal capacitance and
pull-up resistor values.
I2C_SCL/I2C_SDA rise time (VIL = 0.5 V to VIH =2.4 V)
—
—
µs
I4 1
Data hold time
7
—
tcyc
I5 3
3 Specified at a nominal 50-pF load.
I2C_SCL/I2C_SDA fall time (VIH = 2.4 V to VIL = 0.5 V)
—
3
ns
I6 1
Clock high time
10
—
tcyc
I7 1
Data setup time
2
—
tcyc
I8 1
Start condition setup time (for repeated start condition only)
20
—
tcyc
I9 1
Stop condition setup time
10
—
tcyc
Table 16. I2C Input Timing Specifications between SCL and SDA (continued)
Num
Characteristic
Min
Max
Units
I2
I6
I1
I4
I7
I8
I9
I5
I3
I2C_SCL
I2C_SDA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com