Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STA8090GA Datasheet(PDF) 26 Page - STMicroelectronics

Part # STA8090GA
Description  Automotive GPS/Galileo/GLONASS/BeiDou/QZSS receiver
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA8090GA Datasheet(HTML) 26 Page - STMicroelectronics

Back Button STA8090GA Datasheet HTML 22Page - STMicroelectronics STA8090GA Datasheet HTML 23Page - STMicroelectronics STA8090GA Datasheet HTML 24Page - STMicroelectronics STA8090GA Datasheet HTML 25Page - STMicroelectronics STA8090GA Datasheet HTML 26Page - STMicroelectronics STA8090GA Datasheet HTML 27Page - STMicroelectronics STA8090GA Datasheet HTML 28Page - STMicroelectronics STA8090GA Datasheet HTML 29Page - STMicroelectronics STA8090GA Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 32 page
background image
Electrical characteristics
STA8090GA
26/32
DS10820 Rev 5
4.8.3
OSCI oscillator specifications
The supported values of the embedded BOOT ROM are 16.368 MHz, 24.00 MHz,
26.00 MHz and 48.00 MHz.
The default values supported by the GNSS binary image is 26 MHz and 48 MHz, to enable
USB peripheral the 48 MHz is mandatory.
4.8.4
ADC specifications
This section gives the AC specification of the 10 bit Successive Approximation Register
ADC embedded in STA8090GA device. It is controlled by the ARM9 MCU through a
wrapper and an APB bridge as depicted in Figure 4 and it has a maximum conversion rate
of 1MSPS with 8 muxed analog input channels capability. An internal voltage reference is
used and analog/digital power supplies connections are implemented inside the device
without any needs of dedicated external pins.
Figure 4. SARADC connections
Table 23. Characteristics of external slow clock input
Symbol
Parameter
Min.
Typ.
Max.
Unit
TJIT (cc)
Cycle-to-cycle jitter
-70
—
70
ps
TJIT (per)
Period jitter
-70
—
70
ps
Variation
-500
—
500
ppm
TDUTY
Duty cycle
45
—
55
%
REFP
REFN
AIN0
AIN1
AIN7
VREF
D[9:0]
SARADC
ADC WRAPPER
VINL1
VDD12_MVR
APB
Bridge2
ADC_IN1
ADC_IN2
ADC_IN8
GND



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com