Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS47L35 Datasheet(PDF) 237 Page - Cirrus Logic

Part # CS47L35
Description  Smart Codec with Low-Power Audio DSP
PDF  300 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L35 Datasheet(HTML) 237 Page - Cirrus Logic

Back Button CS47L35 Datasheet HTML 233Page - Cirrus Logic CS47L35 Datasheet HTML 234Page - Cirrus Logic CS47L35 Datasheet HTML 235Page - Cirrus Logic CS47L35 Datasheet HTML 236Page - Cirrus Logic CS47L35 Datasheet HTML 237Page - Cirrus Logic CS47L35 Datasheet HTML 238Page - Cirrus Logic CS47L35 Datasheet HTML 239Page - Cirrus Logic CS47L35 Datasheet HTML 240Page - Cirrus Logic CS47L35 Datasheet HTML 241Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 237 / 300 page
background image
DS1085F3
237
CS47L35
5.2 Resets Summary
Figure 5-12. External Accessory Detect Components
5.2 Resets Summary
Table 5-3 summarizes of the CS47L35 registers and other programmable memory under different reset conditions. The
associated events and conditions are listed as follows:
• A power-on reset occurs when AVDD or DBVDD1 is below its respective reset threshold. Note that DCVDD is also
required for initial start-up; subsequent interruption to DCVDD should only be permitted as part of a control
sequence for entering Sleep Mode.
• A hardware reset occurs when the RESET input is asserted (Logic 0).
• A software reset occurs when register R0 is written to.
• Sleep Mode is selected when DCVDD is removed. Note that the AVDD and DBVDD1 supplies must be present
throughout the Sleep Mode duration.
5.3 Output-Signal Drive-Strength Control
The CS47L35 supports configurable drive-strength control for the digital output pins. This can be used to assist
system-level integration and design considerations.
Table 5-3. Memory Reset Summary
Reset Type
Always-On Registers 1
1.See Section 4.13 for details of Sleep Mode and the always-on registers.
Other Registers
Control-Write Sequencer Memory DSP Firmware Memory
Power-on reset
Reset
Reset
Reset
Reset
Hardware reset
Reset
Reset
Reset
Reset
Software reset
Reset
Reset
Retained
Retained 2
2.To retain the DSP firmware memory contents during software reset, it must be ensured that DCVDD is held above its reset threshold.
Sleep Mode
Retained
Reset
Reset
Reset
The measured impedance is reported using the MICD_STS and MICD_LVL bits.
If no accessory or push button is detected, the MICD_STS bit is cleared.
If MICD_STS = 1, one of the MICD_LVL bits is set to indicate the measured
impedance.
The applicable MICD_LVL bit for each push-button is noted below.
Detection of the microphone alone (no push-buttons closed) is indicated in
MICD_LVL[8].
MICDET
AGND
MICBIAS
2.2 k
(±2%)
Microphone
Push-Buttons
Analog Input
C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com