Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8540 Datasheet(PDF) 194 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 194 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 190Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 191Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 192Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 193Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 194Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 195Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 196Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 197Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 198Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 194 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
4-8
Freescale Semiconductor
Reset, Clocking, and Initialization
4.3.1.3.1
Boot Page Translation Register (BPTR)
Figure 4-4 shows the fields of BPTR.
Figure 4-4. Boot Page Translation Register (BPTR)
Table 4-8 describes BPTR field descriptions.
4.3.2
Boot Sequencer
The boot sequencer is a DMA engine that accesses a serial ROM on the I
2C interface and writes
data to CCSR memory or the memory space pointed to by the alternate configuration base address
register (ALTCBAR). See Section 4.3.1.2, “Accessing Alternate Configuration Space.” The boot
sequencer is enabled by reset configuration pins as described in Section 4.4.3.6, “Boot Sequencer
Configuration.” If the boot sequencer is enabled, the e500 core is held in reset until the boot
sequencer has completed its operation. For more details, see Section 11.4.5, “Boot Sequencer
Mode,” in the I
2C chapter.
4.4
Functional Description
This section describes the various ways to reset the MPC8540 device, the POR configurations, and
the clocking on the MPC8540.
4.4.1
Reset Operations
The MPC8540 has reset input signals for hard and soft reset operation.
01
11 12
31
R
EN
0 0000 00 0 0 0 0
BOOT_PAGE
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x020
Table 4-8. BPTR Field Descriptions
Bits
Name
Description
0
EN
Boot page translation enable
0 Boot page is not translated
1 Boot page is translated as defined in the BPTR[BOOT_PAGE] parameter
1–11
—
Write reserved, read = 0
12–31 BOOT_PAGE Translation for boot page. If enabled, the high-order 20 bits of accesses to 0xFFFF_Fnnn are
replaced with this value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com