Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AX88780 Datasheet(PDF) 27 Page - ASIX Electronics Corporation

Part # AX88780
Description  High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ASIX [ASIX Electronics Corporation]
Direct Link  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX88780 Datasheet(HTML) 27 Page - ASIX Electronics Corporation

Back Button AX88780 Datasheet HTML 23Page - ASIX Electronics Corporation AX88780 Datasheet HTML 24Page - ASIX Electronics Corporation AX88780 Datasheet HTML 25Page - ASIX Electronics Corporation AX88780 Datasheet HTML 26Page - ASIX Electronics Corporation AX88780 Datasheet HTML 27Page - ASIX Electronics Corporation AX88780 Datasheet HTML 28Page - ASIX Electronics Corporation AX88780 Datasheet HTML 29Page - ASIX Electronics Corporation AX88780 Datasheet HTML 30Page - ASIX Electronics Corporation AX88780 Datasheet HTML 31Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 49 page
background image
AX88780
4.28 RXFILTER--RX Packet Filter Register
Offset Address = FC80h
Default = 32’h0000_002C
Field
Name
Type
Default
Description
31:6
-
R
All 0’s
Reserved
-
R/W
1
Reserved
4
MULTI_HASH
R/W
0
Receive Multicast packet by lookup hash table.
When this is enabled, AX88780 will receive multicast packet by the
hash mapping function. It will refer to HASTAB0, HASHTAB1,
HASHTAB2 and HASHTAB3 to look up the table.
1 = enable
0 = disable
3
BROADCAST
R/W
1
Receive Broadcast packet
When this bit is enabled, AX88780 will receive the broadcast packet
1 = enable
0 = disable
2
UNICAST
R/W
1
Receive Directed Packet.
If this bit is enabled, AX88780 will compare the destination address
field of received packet with the address of MAC (refer to MACID0,
MACID1, MACID2). When it is matched and good CRC, the packet
will be passed to driver. Otherwise it will be dropped.
1 = enable
0 = disable
1
MULTICAST
R/W
0
Receive all Multicast Packets.
If this bit is enabled, any multicast packet (good CRC) will be received
and passed to driver.
1 = enable
0 = disable
0
RXANY
R/W
0
Receive Anything.
If this bit is enabled, any packet whether it is good or fail will be
received and passed to driver.
1 = enable
0 = disable
5
4.29 MDIOCTRL--MDIO Control Register
Offset Address = FC84h
Default = 32’h0000_0000
Field
Name
Type
Default
Description
31:16
-
R
All 0’s
Reserved
15
WTEN
R/W
0
Write Enable.
Driver enables this bit to issue a write cycle to PHY, it will be cleared when
finished the write cycle
1 = enable
0 = disable
14
RDEN
R/W
0
Read Enable.
Driver enables this bit to issue a read cycle to PHY. This bit will be cleared
when finished the read cycle
1 = enable
0 = disable
12:8
PHYCRIDX R/W
5’b00000 PHY Register Index
If driver wants to access PHY, set this field to define the internal register
index of PHY.
27
ASIX ELECTRONICS CORPORATION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com