Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DSP56307/D Datasheet(PDF) 63 Page - Motorola, Inc

Part # DSP56307/D
Description  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56307/D Datasheet(HTML) 63 Page - Motorola, Inc

Back Button DSP56307/D Datasheet HTML 59Page - Motorola, Inc DSP56307/D Datasheet HTML 60Page - Motorola, Inc DSP56307/D Datasheet HTML 61Page - Motorola, Inc DSP56307/D Datasheet HTML 62Page - Motorola, Inc DSP56307/D Datasheet HTML 63Page - Motorola, Inc DSP56307/D Datasheet HTML 64Page - Motorola, Inc DSP56307/D Datasheet HTML 65Page - Motorola, Inc DSP56307/D Datasheet HTML 66Page - Motorola, Inc DSP56307/D Datasheet HTML 67Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 156 page
background image
Specifications
External Memory Interface (Port A)
MOTOROLA
DSP56307 Technical Data
2-27
145 CAS assertion to WR
deassertion
tWCH
2.25
× T
C − 4.2
29.9
Ñ
23.9
Ñ
18.3
Ñ
ns
146 WR assertion pulse width
tWP
3.5
× T
C − 4.5
48.5
Ñ
39.3
Ñ
30.5
Ñ
ns
147 Last WR assertion to RAS
deassertion
tRWL
3.75
× T
C − 4.3
52.5
Ñ
42.6
Ñ
33.2
Ñ
ns
148 WR assertion to CAS
deassertion
tCWL
3.25
× T
C − 4.3
44.9
Ñ
36.3
Ñ
28.2
Ñ
ns
149 Data valid to CAS assertion
(write)
tDS
0.5
× T
C − 4.0
3.6
Ñ
2.3
Ñ
1.0
Ñ
ns
150 CAS assertion to data not
valid (write)
tDH
2.5
× T
C − 4.0
33.9
Ñ
27.3
Ñ
21.0
Ñ
ns
151 WR assertion to CAS assertion
tWCS
1.25
× T
C − 4.3
14.6
Ñ
11.3
Ñ
8.2
Ñ
ns
152 Last RD assertion to RAS
deassertion
tROH
3.5
× T
C − 4.0
49.0
Ñ
39.8
Ñ
31.0
Ñ
ns
153 RD assertion to data valid
tGA
66 MHz
:
2.5
× T
C − 7.5
80 MHz
:
2.5
× T
C − 6.5
100 MHz
:
2.5
× T
C − 5.7
Ñ
Ñ
Ñ
30.4
Ñ
Ñ
Ñ
Ñ
Ñ
Ñ
24.8
Ñ
Ñ
Ñ
Ñ
Ñ
Ñ
19.3
ns
ns
ns
154 RD deassertion to data not
valid6
tGZ
Ñ
0.0
Ñ
0.0
Ñ
0.0
Ñ
ns
155 WR assertion to data active
Ñ
0.75
× T
C − 0.3
11.1
Ñ
9.1
Ñ
7.2
Ñ
ns
156 WR deassertion to data high
impedance
Ñ
0.25
× T
C
Ñ
3.8
Ñ
3.1
Ñ
2.5
ns
Notes:
1.
The number of wait states for Page mode access is specified in the DCR.
2.
The refresh period is specified in the DCR.
3.
The asynchronous delays specified in the expressions are valid for DSP56307
.
4.
All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g.,
tPC equals 4 × TC for read-after-read or write-after-write sequences).
5.
BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each
DRAM out-of page-access.
6.
RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is tOFF and not
tGZ.
Table 2-11
DRAM Page Mode Timings, Three Wait States1, 2, 3, 4
No.
Characteristics
Symbol
Expression
66 MHz
80 MHz
100 MHz
Unit
Min Max Min Max Min Max
Not Recommended for New Design



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com