| Electronic Components Datasheet Search |
|
STM32U535NET6QTR Datasheet(PDF) 59 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U535NET6QTR Datasheet(HTML) 59 Page - STMicroelectronics |
|
59 / 278 page ![]() DS14217 Rev 1 59/278 STM32U535xx Functional overview 84 – Data alignment with built-in data coherency – DMA support • Low-power – HCLK frequency reduced for low-power operation while still keeping optimum ADC performance – Wait mode: ADC overrun prevented in applications with low frequency HCLK – Auto-off mode: ADC automatically powered off except during the active conversion phase, dramatically reducing the ADC power consumption – Autonomous mode: In low-power modes down to Stop 2 mode, the ADC4 is automatically switched on when a trigger occurs to start conversion, and it is automatically switched off after conversion. Data are transfered in SRAM with DMA. – ADC4 interrupts wake up the device from Stop 0, Stop 1 and Stop 2 modes. • Analog input channels – Up to 19 external analog inputs – One channel for the internal temperature sensor (VSENSE) – One channel for the internal reference voltage (VREFINT) – One channel for the internal digital core voltage (VCORE) – One channel for monitoring the external VBAT power supply pin – Connection to two DAC internal channels • Start-of-conversion can be initiated: – By software – By hardware triggers with configurable polarity (timer events or GPIO input events) • Conversion modes – Conversion of a single channel or scan of a sequence of channels – Selected inputs converted once per trigger in Single mode – Selected inputs converted continuously in Continuous mode – Discontinuous mode • Interrupt generation at the end of sampling, end of conversion, end of sequence conversion, and in case of analog watchdog or overrun events, with wake-up from Stop capability • Analog watchdog • Oversampler – 16-bit data register – Oversampling ratio adjustable from 2 to 256 – Programmable data shift up to 8 bits • ADC supply requirements: 1.62 to 3.6 V • ADC input range: VSSA < VIN < VREF+ Note: The ADC4 analog block clock frequency must be between 140 kHz and 55 MHz. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |