Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STM32U535NET6QTR Datasheet(PDF) 239 Page - STMicroelectronics

Part # STM32U535NET6QTR
Description  Ultra-low-power Arm® Cortex®-M33 MCUTrustZone®FPU,240 DMIPS, up to 512 KB flash memory, 274 KB SRAM
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U535NET6QTR Datasheet(HTML) 239 Page - STMicroelectronics

Back Button STM32U535NET6QTR Datasheet HTML 235Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 236Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 237Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 238Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 239Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 240Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 241Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 242Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 243Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 239 / 278 page
background image
DS14217 Rev 1
239/278
STM32U535xx
Electrical characteristics
253
5.3.29
DCMI characteristics
Unless otherwise specified, the parameters given in the table below are derived from tests
performed under the ambient temperature, fHCLK frequency and VDD supply voltage
summarized in Table 32, with the following configuration:
•
Output speed set to OSPEEDRy[1:0] = 10
•
DCMI_PIXCLK polarity: falling
•
DCMI_VSYNC and DCMI_HSYNC polarity: high
•
Data formats: 14 bits
•
Capacitive load CL = 30 pF
•
Measurement points done at 0.5 × VDD level
•
I/O compensation cell activated
•
HSLV activated when VDD ≤ 2.7 V
•
Voltage scaling range 1
Figure 48. DCMI timing diagram
Table 118. DCMI characteristics(1)
Symbol
Parameter
Min
Max
Unit
-
Frequency ratio DCMI_PIXCLK/fHCLK
-0.4
-
DCMI_PIXCLK
Pixel clock input
-
64
MHz
DPIXEL
Pixel clock input duty cycle
30
70
%
tsu(DATA)
Data input setup time
2
-
ns
th(DATA)
Data hold time
1
-
tsu(HSYNC)
tsu(VSYNC)
DCMI_HSYNC and DCMI_VSYNC input setup times
2
-
th(HSYNC)
th(VSYNC)
DCMI_HSYNC and DCMI_VSYNC input hold times
1
-
1. Evaluated by characterization. Not tested in production.
MS32414V2
DCMI_PIXCLK
tsu(VSYNC)
tsu(HSYNC)
DCMI_HSYNC
DCMI_VSYNC
DATA[0:13]
1/DCMI_PIXCLK
th(HSYNC)
th(HSYNC)
tsu(DATA) th(DATA)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com