STM32U535NET6QTR datasheet(264/278 Pages) STMICROELECTRONICS

Part #	STM32U535NET6QTR

Description	Ultra-low-power Arm® Cortex®-M33 MCUTrustZone®FPU,240 DMIPS, up to 512 KB flash memory, 274 KB SRAM

PDF	278 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

264 / 278 page

Package information

STM32U535xx

264/278

DS14217 Rev 1

6.5

WLCS56 package information

This WLCSP is a 56-ball, 3.3 x 3.38 mm, 0.40 mm pitch, wafer level chip scale package.

Figure 68. WLCSP56 - Outline

1. Drawing is not to scale.

2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

4. Bump position designation per JESD 95-1, SPP-010. The tolerance of position that controls the location of the pattern of

balls with respect to datums X and Y. For each ball there is a cylindrical tolerance zone ccc perpendicular to datum Z and

located on true position with respect to datums X and Y as defined by e. The axis perpendicular to datum Z of each ball

must lie within this tolerance zone.

A1 BALL LOCATION

BOTTOM VIEW

SIDE VIEW

FRONT VIEW

TOP VIEW

DETAIL A

ROTATED 90

(not in scale)

bbb Z

DETAIL A

SEATING PLANE

ccc

ddd

Z XY

eee Z

BUMP

b (56x)

B0H4_WLCSP56_ME_V1

A1 ORIENTATION

REFERENCE

aaa

(4X)

STM32U535NET6QTR Datasheet(PDF) 264 Page - STMicroelectronics