DSP56321RMSLASHD datasheet(22/88 Pages) NXP

22 / 88 page

1-16

Timers

1.11 Timers

The DSP56321T has three identical and independent timers. Each timer can use internal or external

clocking and can either interrupt the DSP56321T after a specified number of events (clocks) or signal an

external device after counting a specific number of internal events.

Table 1-14. Triple Timer Signals

Signal Name

Type

State During

Reset1,2

Signal Description

TIO0

Input or Output Ignored Input

Timer 0 Schmitt-Trigger Input/Output— When Timer 0 functions

as an external event counter or in measurement mode, TIO0 is

used as input. When Timer 0 functions in watchdog, timer, or pulse

modulation mode, TIO0 is used as output.

The default mode after reset is GPIO input. TIO0 can be changed

to output or configured as a timer I/O through the Timer 0

Control/Status Register (TCSR0).

TIO1

Input or Output Ignored Input

Timer 1 Schmitt-Trigger Input/Output— When Timer 1 functions

as an external event counter or in measurement mode, TIO1 is

used as input. When Timer 1 functions in watchdog, timer, or pulse

modulation mode, TIO1 is used as output.

The default mode after reset is GPIO input. TIO1 can be changed

to output or configured as a timer I/O through the Timer 1

Control/Status Register (TCSR1).

TIO2

Input or Output Ignored Input

Timer 2 Schmitt-Trigger Input/Output— When Timer 2 functions

as an external event counter or in measurement mode, TIO2 is

used as input. When Timer 2 functions in watchdog, timer, or pulse

modulation mode, TIO2 is used as output.

The default mode after reset is GPIO input. TIO2 can be changed

to output or configured as a timer I/O through the Timer 2

Control/Status Register (TCSR2).

Notes:

In the Stop state, the signal maintains the last state as follows:

• If the last state is input, the signal is an ignored input.

• If the last state is output, these lines maintain the last output state even if the drivers are tri-stated,

because they have internal weak keeper circuits.

The Wait processing state does not affect the signal state.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

DSP56321RM/D Datasheet(PDF) 22 Page - NXP Semiconductors

DSP56321RM/D Datasheet(HTML) 22 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL