Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DSP56321RM/D Datasheet(PDF) 37 Page - NXP Semiconductors

Part # DSP56321RM/D
Description  24-Bit Digital Signal Processor
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56321RM/D Datasheet(HTML) 37 Page - NXP Semiconductors

Back Button DSP56321RM/D Datasheet HTML 33Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 34Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 35Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 36Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 37Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 38Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 39Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 40Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 41Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 88 page
background image
2-13
AC Electrical Characteristics
114
WR deassertion time4
—2.0
× T
C − 3.0
[3
≤ WS ≤ 7]
3.0
× T
C − 3.0
[WS
≥ 8]
6.1
10.6
—
—
5.3
9.5
—
—
ns
ns
115
Address valid to RD assertion
—
0.5
× T
C − 2.0
0.3
—
0.1
—
ns
116
RD assertion pulse width
—
(WS + 0.25)
× T
C − 3.0
[WS
≥ 3]
11.79
—
10.55
—
ns
117
RD deassertion to address not valid
—
1.25
× T
C − 4.0
[3
≤ WS ≤ 7]
2.25
× T
C − 4.0
[WS
≥ 8]
1.69
6.24
—
—
1.21
5.38
—
—
ns
ns
118
TA setup before RD or WR deassertion5
—
0.25
× T
C + 2.0
3.14
—
3.04
—
ns
119
TA hold after RD or WR deassertion
—
0
—
0
—
ns
Notes:
1.
WS is the number of wait states specified in the BCR. The value is given for the minimum for a given category. (For
example, for a category of [3
≤ WS ≤ 7] timing is specified for 3 wait states.) Three wait states is the minimum value
otherwise.
2.
Timings 100 and 107 are guaranteed by design, not tested.
3.
All timings are measured from 0.5
× V
CCQH to 0.5 × VCCQH.
4.
The WS number applies to the access in which the deassertion of WR occurs and assumes the next access uses a
minimal number of wait states.
5.
Timing 118 is relative to the deassertion edge of RD or WR even if TA remains asserted.
Figure 2-10. SRAM Read Access
Table 2-8. SRAM Timing (Continued)
No.
Characteristics
Symbol
Expression1
220 MHz
240 MHz
Unit
Min
Max
Min
Max
A[0–17]
RD
WR
D[0–23]
AA[0–3]
105
106
113
104
116
117
100
TA
118
Data
In
119
Note: Address lines A[0–17] hold their state after a
read or write operation. AA[0–3] do not hold their
state after a read or write operation.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com