ICS9E4101 datasheet(17/20 Pages) RENESAS

Part #	ICS9E4101

Description	Programmable Timing Control HubTM for Intel Systems

PDF	20 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

17 / 20 page

IDTTM

Programmable Timing Control HubTM for Intel Systems

1408A—01/25/10

ICS9E4101

Programmable Timing Control HubTM for Intel Systems

Test Clarification Table

Comments

FS_C/TEST

_SEL

HW PIN

FS_B/TEST

_MODE

HW PIN

TEST

ENTRY

BIT

B6b6

REF/N or

HI-Z

B6b7

OUTPUT

NORMAL

HI-Z

REF/N

HI-Z

REF/N

B6b6: 1= ENTER TEST MODE, Default = 0 (NORMAL OPERATION)

B6b7: 1= REF/N, Default = 0 (HI-Z)

· FS_C/TEST_SEL is a 3-level latched input.

o Power-up w/ V >= 2.0V to select TEST

o Power-up w/ V < 2.0V to have pin function as

FS_C.

· When pin is FS_C, VIH_FS and VIL_FS levels

apply.

· FS_B/TEST_MODE is a low-threshold input

o VIH_FS and VIL_FS levels apply.

o TEST_MODE is a real time input

· TEST_SEL can be invoked after power up through

SMBus B6b6.

o If TEST is selected by B6b6, only B6b7 controls

TEST_MODE. The FS_B/TEST_Mode pin is not

used.

· Power must be cycled to exit TEST.

ICS9E4101 Datasheet(PDF) 17 Page - Renesas Technology Corp

ICS9E4101 Datasheet(HTML) 17 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL