JS28F320J3F75 datasheet(42/67 Pages) NUMONYX

42 / 67 page

Datasheet

Numonyx® Embedded Flash Memory (J3 65 nm) Single Bit per Cell (SBC)

To resume a suspended program or erase operation, issue the Resume command to

any device address. The read mode of the device is automatically changed to Read

Status Register. The operation continues where it left off, STS (in RY/BY# mode) goes

low, and the respective Status Register bits are cleared.

When the Resume command is issued during a simultaneous erase-suspend/ program-

suspend condition, the programming operation is resumed first. Upon completion of the

programming operation, the Status Register should be checked for any errors, and

cleared. The resume command must be issued again to complete the erase operation.

Upon completion of the erase operation, the Status Register should be checked for any

errors, and cleared.

9.7

Status Signal

The STATUS (STS) signal can be configured to different states using the STS

Configuration command (Table 26). Once the STS signal has been configured, it

remains in that configuration until another Configuration command is issued or RP# is

asserted low. Initially, the STS signal defaults to RY/BY# operation where RY/BY# low

indicates that the WSM is busy. RY/BY# high indicates that the state machine is ready

for a new operation or suspended. Table 27 displays possible STS configurations.

To reconfigure the STATUS (STS) signal to other modes, the Configuration command is

given followed by the desired configuration code. The three alternate configurations are

all pulse mode for use as a system interrupt as described in the following paragraphs.

For these configurations, bit 0 controls Erase Complete interrupt pulse, and bit 1

controls Program Complete interrupt pulse. Supplying the 00h configuration code with

the Configuration command resets the STS signal to the default RY/BY# level mode.

The Configuration command may only be given when the device is not busy or

suspended. Check SR.7 for device status. An invalid configuration code will result in

SR.4 and SR.5 being set.

Note:

STS Pulse mode is not supported in the Clear Lock Bits and Set Lock Bit commands.

Table 26: STS Configuration Register Command Bus-Cycles

Command

Setup Write Cycle

Confirm Write Cycle

Address Bus

Data Bus

Address Bus

Data Bus

STS Configuration

Device Address

00B8h

Device Address

JS28F320J3F75 Datasheet(PDF) 42 Page - Numonyx B.V

JS28F320J3F75 Datasheet(HTML) 42 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL