Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

JS28F320J3F75 Datasheet(PDF) 25 Page - Numonyx B.V

Part # JS28F320J3F75
Description  Numonyx® Embedded Flash Memory (J3 65nm) Single Bit per Cell (SBC)
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

JS28F320J3F75 Datasheet(HTML) 25 Page - Numonyx B.V

Back Button JS28F320J3F75 Datasheet HTML 21Page - Numonyx B.V JS28F320J3F75 Datasheet HTML 22Page - Numonyx B.V JS28F320J3F75 Datasheet HTML 23Page - Numonyx B.V JS28F320J3F75 Datasheet HTML 24Page - Numonyx B.V JS28F320J3F75 Datasheet HTML 25Page - Numonyx B.V JS28F320J3F75 Datasheet HTML 26Page - Numonyx B.V JS28F320J3F75 Datasheet HTML 27Page - Numonyx B.V JS28F320J3F75 Datasheet HTML 28Page - Numonyx B.V JS28F320J3F75 Datasheet HTML 29Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 67 page
background image
Numonyx® Embedded Flash Memory (J3 65 nm) Single Bit per Cell (SBC)
Datasheet
24
7.1
Read Specifications
Notes:
1.
CEX low is defined as the combination of pins CE0, CE1 and CE2 that enable the device. CEX high is defined as the
combination of pins CE0, CE1, and CE2 that disable the device (see
Table 17, “Chip Enable Truth Table for 32-
, 64-, 128-Mb” on page 30).
2.
See AC Input/Output Reference Waveforms for the maximum allowable input slew rate.
3.
OE# may be delayed up to tELQV-tGLQV after the falling edge of CEX (see note 1 and Table 17, “Chip Enable Truth
Table for 32-, 64-, 128-Mb” on page 30) without impact on tELQV.
4.
See
Figure 13, “AC Input/Output Reference Waveform” on page 29 and Figure 14, “Transient
Equivalent Testing Load Circuit” on page 29 for testing characteristics.
5.
Sampled, not 100% tested.
6.
For devices configured to standard word/byte read mode, R15 (tAPA) will equal R2 (tAVQV).
Table 11: Read Operations
Asynchronous Specifications VCC = 2.7 V–3.6 V (3) and VCCQ = 2.7 V–3.6 V(3)
#
Sym
Parameter
Density
Min
Max
Unit
Notes
R1
tAVAV
Read/Write Cycle Time
All
75
—
ns
1,2
R2
tAVQV
Address to Output Delay
—
75
ns
1,2
R3
tELQV
CEX to Output Delay
—
75
ns
1,2
R4
tGLQV
OE# to Non-Array Output Delay
—
25
ns
1,2,4
R5
tPHQV
RP# High to Output Delay
32 Mbit
—
150
ns
1,2
64 Mbit
—
180
1,2
128 Mbit
—
210
1,2
R6
tELQX
CEX to Output in Low Z
All
0
—
ns
1,2,5
R7
tGLQX
OE# to Output in Low Z
0
—
ns
1,2,5
R8
tEHQZ
CEX High to Output in High Z
—
25
ns
1,2,5
R9
tGHQZ
OE# High to Output in High Z
—
15
ns
1,2,5
R10
tOH
Output Hold from Address, CEX, or OE#
Change, Whichever Occurs First
0
—
ns
1,2,5
R11
tELFL/tELFH
CEX Low to BYTE# High or Low
—
10
ns
1,2,5
R12
tFLQV/tFHQV BYTE# to Output Delay
—
1
µs
1,2
R13
tFLQZ
BYTE# to Output in High Z
—
1
µs
1,2,5
R14
tEHEL
CEx High to CEx Low
0
—
ns
1,2,5
R15
tAPA
Page Address Access Time
—
25
ns
5, 6
R16
tGLQV
OE# to Array Output Delay
—
25
ns
1,2,4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com