Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMPR4925 Datasheet(PDF) 50 Page - Toshiba Semiconductor

Part # TMPR4925
Description  64-Bit TX System RISC TX49 Family
PDF  590 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4925 Datasheet(HTML) 50 Page - Toshiba Semiconductor

Back Button TMPR4925 Datasheet HTML 46Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 47Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 48Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 49Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 50Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 51Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 52Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 53Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 54Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 590 page
background image
Chapter 1 Features
1-4
1.2.2.3
SDRAM Controller (SDRAMC)
The SDRAM Controller generates necessary control signals for the SDRAM interface. It has
four channels and can handle up to 2G bytes (512 MB/channel) of memory by supporting a variety
of memory configurations.
•
Memory clock frequency: 80 MHz (divided by 2.5)
•
4 sets of independent memory channels
•
Supports 16M-/64M-/128M-/256M-/512M-bit SDRAM with 2/4 bank size availability
•
Supports Single Data Rate (SDR) SDRAM and SyncFlash
®
memory
•
Supports use of Registered DIMM
•
Supports 32-/16-bit data bus sizing on a per channel basis
•
Supports specification of SDRAM timing on a per channel basis
•
Supports critical word first access of TX49/H2 core
•
Low power mode: selectable between self-refreshing and pre-charge power-down
1.2.2.4
PCI Controller (PCIC)
The TX4925 contains a PCI Controller that complies with PCI Local Bus Specification
Revision 2.2.
•
Compliance with PCI Local Bus Specification Revision 2.2
(Partly supports power management as optional function)
•
32-bit PCI interface featuring maximum PCI bus clock frequency of 33 MHz
•
Supports both target and initiator functions
•
Supports change of address mapping between internal bus and PCI bus
•
PCI bus arbiter enables connection of up 4 external bus masters
•
Supports booting of TX4925 from memory on PCI bus
•
1 channel of DMA controller dedicated to PCI controller (PDMAC)
1.2.2.5
Serial I/O Controller (SIO)
The TX4925 contains a 2-channels asynchronous serial I/O interface (full duplex UART).
•
2-channel full duplex UART
•
Built-in baud rate generator
•
FIFOs
8-bit x 8 transmitter FIFO
13-bit (8 data bits and 5 status bits) x 16 receiver FIFO
•
Supports DMA tranfer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com