Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMPR4925 Datasheet(PDF) 56 Page - Toshiba Semiconductor

Part # TMPR4925
Description  64-Bit TX System RISC TX49 Family
PDF  590 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4925 Datasheet(HTML) 56 Page - Toshiba Semiconductor

Back Button TMPR4925 Datasheet HTML 52Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 53Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 54Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 55Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 56Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 57Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 58Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 59Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 60Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 590 page
background image
Chapter 2 Block Diagram
2-2
Figure 2.1.1 shows a diagram of the TX4925. The each block is itemized below.
(1) TX49/H2 core
•
It is composed of CPU, System Control Coprocessor (CP0), Instruction Cache, Data Cache,
Floating-Point Unit (FPU), Write Buffer (WBU), Debug Support Unit (DSU) and G-Bus I/F.
− FPU: IEEE754 compatible single and double precision FPU
It is assigned as one of the coprocessor unit, CP1.
− I-Cache: Instruction Cache Memory, 16Kbyte, 4-Way set associative
− D-Cache: Data Cache Memory, 16Kbyte, 4-Way set associative Select write-back mode or
write-through(no write allocate/write allocate) mode for cache write policy.
− DSU: Debug Support Unit, It is used for on chip debugging module.
(2) EBUSC
•
External Bus Controller, Provides 6-channels programmable Chip Selects, Supports ROMs (page-
mode ROM, mask ROM, EPROM and EEPROM), SRAMs, flash ROMs and I/O devices
(3) DMAC
•
Direct Memory Access Controller, Supports transfers to and from both memory and
internal/external I/O devices
(4) SDRAMC
•
SDRAM Controller, Supports 4-channels/80 MHz bus frequencies/16 or 32 bus width
(5) PCIC
•
PCI-bus Controller, Compliance with PCI Local Bus Specification Revision 2.2, Supports 32-bit
PCI bus interface and 33 MHz operation
(6) SIO
•
Serial I/O, Supports 2-channels for universal asynchronous receiver/transmitters
(7) TMR
•
Timer/Counter, Supports 3-channels
(8) PIO
•
Parallel I/O, Supports 32-bit of shared PIO pins
(9) ACLC
•
AC-Link Controller, Compliance with Audio CODEC ’97 Revision 2.1 (AC ’97)
(10) IRC
•
Interrupt Controller
(11) CHI
•
High–speed serial Concentration Highway Interface
(12) SPI
•
Serial Peripheral Interface, Supports full-duplex synchronous serial data transfers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com