Nexperia

74HC4024

7-stage binary ripple counter

5. Functional diagram

001aab906

MR

2

Q0

Q1

Q2

Q3

Q4

Q5

Q6

3

4

5

6

9

11

12

CP

1

Fig. 1. Logic symbol

001aab908

MR

Q3

Q4

Q5

Q6

6

5

4

3

7-STAGE

COUNTER

Q0

Q1

Q2

12

11

9

2

CP

1

Fig. 2. Functional diagram

001aab907

CT = 0

CT

2

0

6

3

4

5

6

9

11

12

CTR7

+

1

Fig. 3. IEC logic symbol

001aab909

RD

FF

1

T

CP

Q

Q

MR

RD

FF

2

T

Q

Q

RD

FF

3

T

Q

Q

RD

FF

4

T

Q

Q

RD

FF

5

T

Q

Q

RD

FF

6

T

Q

Q

RD

Q0

Q1

Q2

Q3

Q4

Q5

Q6

FF

7

T

Q

Q

Fig. 4. Logic diagram

6. Pinning information

6.1. Pinning

74HC4024

CP

VCC

MR

n.c.

Q6

Q0

Q5

Q1

Q4

n.c.

Q3

Q2

GND

n.c.

001aab905

1

2

3

4

5

6

7

8

10

9

12

11

14

13

Fig. 5. Pin configuration SOT108-1 (SO14)

74HC4024

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2018. All rights reserved

Product data sheet

Rev. 10 — 23 November 2018

2 / 13