DSP56367 datasheet(63/100 Pages) FREESCALE

63 / 100 page

Serial Host Interface SPI Protocol Timing

DSP56367 Technical Data, Rev. 2.1

Freescale Semiconductor

3-39

Figure 3-27 SPI Master Timing (CPHA = 0)

160

SS deassertion pulse width (CPHA = 0)

Slave

—

TC + 6

12.7

—

161

HREQ in assertion to first SCK edge

Master

Bypassed

Narrow

Wide

0.5

× tSPICC + 2.5 × TC + 43

0.5

× tSPICC + 2.5 × TC + 43

0.5

× tSPICC + 2.5 × TC + 43

97.8

160.8

196.8

—

162

HREQ in deassertion to last SCK

sampling edge (HREQ in set-up time)

(CPHA = 1)

Master

—

163

First SCK edge to HREQ in not asserted

(HREQ in hold time)

Master

—

1 V

CC = 1.8 V ± 5%; TJ = –40°C to +95°C, CL = 50 pF

2 The timing values calculated are based on simulation data at 150MHz. Tester restrictions limit SHI testing to lower clock

frequencies.

3 Periodically sampled, not 100% tested

Table 3-16 Serial Host Interface SPI Protocol Timing (continued)

No.

Characteristics1

Mode

Filter

Mode

Expression2

Min

Max

Unit

(Input)

SCK (CPOL = 0)

(Output)

SCK (CPOL = 1)

(Output)

MISO

(Input)

Valid

MOSI

(Output)

MSB

Valid

LSB

MSB

LSB

HREQ

(Input)

141

142

143

144

141

144

143

142

148

149

148

152

153

163

161

AA0271

DSP56367 Datasheet(PDF) 63 Page - Freescale Semiconductor, Inc

DSP56367 Datasheet(HTML) 63 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL