Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TAS5504 Datasheet(PDF) 83 Page - Texas Instruments

Part # TAS5504
Description  4 Channel Digital Audio PWM Processor
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS5504 Datasheet(HTML) 83 Page - Texas Instruments

Back Button TAS5504_06 Datasheet HTML 79Page - Texas Instruments TAS5504_06 Datasheet HTML 80Page - Texas Instruments TAS5504_06 Datasheet HTML 81Page - Texas Instruments TAS5504_06 Datasheet HTML 82Page - Texas Instruments TAS5504_06 Datasheet HTML 83Page - Texas Instruments TAS5504_06 Datasheet HTML 84Page - Texas Instruments TAS5504_06 Datasheet HTML 85Page - Texas Instruments TAS5504_06 Datasheet HTML 86Page - Texas Instruments TAS5504_06 Datasheet HTML 87Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 96 page
background image
Serial Control Interface Register Definitions
77
SLES123 − October 2004
TAS5504
6.24 DRC Bypass Registers (0xA2, 0xA3, 0xA8, 0xA9)
DRC bypass/inline for channels 1, 2, 3, and 4 are mapped into registers 0xA2, 0xA3, 0xA8, and 0xA9. 8−bytes
are written for each channel. Each gain coefficient is in 28-bit (5.23) format so 0x00800000 is a gain of 1. Each
gain coefficient is written as a 32-bit word with the upper 4 bits not used.
To enable DRC for a given channel (with unity gain), bypass = 0x00000000 and inline = 0x00800000.
To disable DRC for a given channel, bypass = 0x00800000 and inline = 0x00000000.
Table 6−26. DRC Bypass Registers Format (0xA2−0xA9)
REGISTER NAME
TOTAL
BYTES
CONTENTS
INITIALIZATION
VALUE
Channel bass DRC bypass
8
U (31:28), bypass (27:24), bypass (23:16), bypass (15:8), bypass (7:0) 0x00, 0x80, 0x00, 0x00
Channel DRC inline
8
U (31:28), inline (27:24), inline (23:16), inline (15:8), inline (7:0)
0x00, 0x00, 0x00, 0x00
6.25 4x2 Output Mixer Registers (0xAA and 0xAB)
Output mixers for channels 1 and 2 map to registers 0xAA and 0xAB.
Total data per register is 8 bytes.
Table 6−27. Output Mixer Control Register Format (Upper 4 Bytes)
D31
D30
D29
D28
D27
D26
D25
D24
FUNCTION
0
0
0
0
Select channel 1 to output mixer
0
0
0
1
Select channel 2 to output mixer
0
1
1
0
Select channel 3 to output mixer
0
1
1
1
Select channel 4 to output mixer
G27
G26
G25
G24
Selected channel gain (upper 4 bits)
D23
D22
D21
D20
D19
D18
D17
D16
FUNCTION
G23
G22
G21
G20
G19
G18
G17
G16
Selected channel gain (continued)
D15
D14
D13
D12
D11
D10
D9
D8
FUNCTION
G15
G14
G13
G12
G11
G10
G9
G8
Selected channel gain (continued)
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
G7
G6
G5
G4
G3
G2
G1
G0
Selected channel gain (lower 8 bits)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com