AT87C5103-ICSIL datasheet(20/64 Pages) ATMEL

20 / 64 page

AT8xC5103

4134C–8051–09/04

Functional Description

Figure 9 shows a detailed structure of the SPI module.

Figure 9. SPI Module Block Diagram

Operating Modes

The Serial Peripheral Interface can be configured as one of the two modes: Master

Mode or Slave Mode. The configuration and initialization of the SPI module is made

through one register:

•

The Serial Peripheral Control register (SPCON)

Once the SPI is configured, the data exchange is made using:

•

SPCON

•

The Serial Peripheral Status register (SPSTA)

•

The Serial Peripheral Data register (SPDAT)

During an SPI transmission, data is simultaneously transmitted (shifted out serially) and

received (shifted in serially). A serial clock line (SCK) synchronizes shifting and sam-

pling on the two serial data lines (MOSI and MISO). A Slave Select line (SS) allows

individual selection of a Slave SPI device; Slave devices that are not selected do not

interfere with SPI bus activities.

When the Master device transmits data to the Slave device via the MOSI line, the Slave

device responds by sending data to the Master device via the MISO line. This implies

full-duplex transmission with both data out and data in synchronized with the same clock

(Figure 10).

Shift Register

Internal Bus

Control

Logic

MISO

MOSI

SCK

Clock

Logic

Clock

Divider

Clock

Select

/64

/128

SPI Interrupt Request

8-bit bus

1-bit signal

IntClk

/32

/16

Receive Data Register

SPDAT

SPI

Control

SPSTA

CPHA

SPR0

SPR1

CPOL

MSTR

SSDIS

SPEN

SPR2

SPCON

WCOL

MODF

SPIF

AT87C5103-ICSIL Datasheet(PDF) 20 Page - ATMEL Corporation

AT87C5103-ICSIL Datasheet(HTML) 20 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL