ADC3683 datasheet(38/70 Pages) TI1

38 / 70 page

7.3.5.4 Output Interface or Mode Configuration

The following sequence summarizes all the relevant registers for changing the output interface and/or enabling

the decimation filter. Steps 1 and 2 must come first since the E-Fuse load reset the SPI writes, the remaining

steps can come in any order.

Table 7-8. Configuration steps for changing interface or decimation

STEP

FEATURE

ADDRESS

DESCRIPTION

Output

Interface

0x07

Select the output interface bit mapping depending on resolution and output interface.

Output Resolution

2-wire

1-wire

1/2-wire

14-bit

0x2B

0x6C

0x8D

16-bit

0x4B

18-bit

0x2B

20-bit

0x4B

0x13

Load the output interface bit mapping using the E-fuse loader (0x13, D0). Program register 0x13 to

0x01, wait ~ 1ms so that bit mapping is loaded properly followed by 0x13 0x00

0x19

Configure the FCLK frequency based on bypass/decimation and number of lanes used.

Bypass/Dec

SLVDS

FCLK SRC

(D7)

FCLK DIV

(D4)

TOG FCLK

(D0)

Bypass/ Real

Decimation

2-wire

1-wire

1/2-wire

Complex

Decimation

2-wire

1-wire

1/2-wire

0x1B

Select the output interface resolution using the bit mapper (D5-D3).

0x20

0x21

0x22

Select the FCLK pattern for decimation for proper duty cycle output of the frame clock.

Output Resolution

2-wire

1-wire

1/2-wire

Real Decimation

14-bit

use default

0xFE000

use default

16-bit

0xFF000

18-bit

0xFF800

20-bit

0xFFC00

Complex

Decimation

14-bit

0xFFFFF

16-bit

18-bit

20-bit

0x39..0x60

0x61..0x88

Change output bit mapping for chA and chB if desired. This works also with the default interface

selection.

0x24

0x22

Enable scrambling

Decimation

Filter

0x24

Enable the decimation filter

0x25

Configure the decimation filter

0x2A/B/C/D

0x31/2/3/4

Program the NCO frequency for complex decimation (can be skipped for real decimation)

0x27

0x2E

Configure the complex output data stream (set both bits to 0 for real decimation)

SLVDS

OP-Order (D4)

Q-Delay (D3)

2-wire

1-wire

1/2-wire

0x26

Set the mixer gain and toggle the mixer reset bit to update the NCO frequency.

ADC3683-SP

SBASAB5 – MARCH 2024

www.ti.com

Submit Document Feedback

Product Folder Links: ADC3683-SP

ADC3683 Datasheet(PDF) 38 Page - Texas Instruments

ADC3683 Datasheet(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL