DSP56374UMSLASHD datasheet(8/64 Pages) FREESCALE

8 / 64 page

DSP56374 Data Sheet, Rev. 4.2

Signal Groupings

Freescale Semiconductor

4.5

Interrupt and Mode Control

The interrupt and mode control signals select the chip’s operating mode as it comes out of hardware reset.

After RESET is de-asserted, these inputs are hardware interrupt request lines.

Table 8. Interrupt and Mode Control

Signal Name

Type

State

during

Reset

Signal Description

MODA/IRQA

Input

MODA

Input

Mode Select A/External Interrupt Request A—MODA/IRQA is an

active-low Schmitt-trigger input, internally synchronized to the DSP

clock. MODA/IRQA selects the initial chip operating mode during

hardware reset and becomes a level-sensitive or

negative-edge-triggered, maskable interrupt request input during

normal instruction processing. This pin can also be programmed as

GPIO. MODA, MODB, MODC, and MODD select one of 16 initial chip

operating modes, latched into the OMR when the RESET signal is

de-asserted. If the processor is in the stop standby state and the

MODA/IRQA pin is pulled to GND, the processor will exit the stop state.

This pin has an internal pull up resistor.

This input is 5 V tolerant.

PH0

Input, output,

disconnected

Port H0—When the MODA/IRQA is configured as GPIO, this signal is

individually programmable as input, output, or internally disconnected.

MODB/IRQB

Input

MODB

Input

Mode Select B/External Interrupt Request B—MODB/IRQB is an

active-low Schmitt-trigger input, internally synchronized to the DSP

clock. MODB/IRQB selects the initial chip operating mode during

hardware reset and becomes a level-sensitive or

negative-edge-triggered, maskable interrupt request input during

normal instruction processing. This pin can also be programmed as

GPIO. MODA, MODB, MODC, and MODD select one of 16 initial chip

operating modes, latched into OMR when the RESET signal is

de-asserted.

This pin has an internal pull up resistor.

This input is 5 V tolerant.

PH1

Input, output,

disconnected

Port H1—When the MODB/IRQB is configured as GPIO, this signal is

individually programmable as input, output, or internally disconnected.

MODC/IRQC

Input

MODC

Input

Mode Select C/External Interrupt Request C—MODC/IRQC is an

active-low Schmitt-trigger input, internally synchronized to the DSP

clock. MODC/IRQC selects the initial chip operating mode during

hardware reset and becomes a level-sensitive or

negative-edge-triggered, maskable interrupt request input during

normal instruction processing. This pin can also be programmed as

GPIO. MODA, MODB, MODC, and MODD select one of 16 initial chip

operating modes, latched into OMR when the RESET signal is

de-asserted.

This pin has an internal pull up resistor.

This input is 5 V tolerant.

DSP56374UM/D Datasheet(PDF) 8 Page - Freescale Semiconductor, Inc

DSP56374UM/D Datasheet(HTML) 8 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL