Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC5200B Datasheet(PDF) 30 Page - Freescale Semiconductor, Inc

Part # MPC5200B
Description  SDRAM/DDR Memory Controller
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5200B Datasheet(HTML) 30 Page - Freescale Semiconductor, Inc

Back Button MPC5200B Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 34Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 78 page
background image
MPC5200B Data Sheet, Rev. 1
Electrical and Thermal Characteristics
Freescale Semiconductor
30
3.3.7.3
MUXed Mode
NOTES:S
1. ACK can shorten the CS pulse width.
Wait States (WS) can be programmed in the Chip Select X Register, Bit field WaitP and WaitX. It can be specified from 0 -
65535.
2. ACK is input and can be used to shorten the CS pulse width.
3. Deadcycles are only used, if no arbitration to an other module (ATA or PCI) of the shared local bus happens. If arbitration
happens the bus can be driven within 4 IPB clocks by an other modules.
Table 26. MUXed Mode Timing
Sym
Description
Min
Max
Units
Notes
SpecID
tCSA
PCI CLK to CS assertion
4.6
10.6
ns
A7.39
tCSN
PCI CLK to CS negation
2.9
7.0
ns
A7.40
tALEA
PCI CLK to ALE assertion
-
3.6
ns
A7.41
t1
ALE assertion before Address, Bank,
TSIZ assertion
-
5.7
ns
A7.42
t2
CS assertion before Address, Bank,
TSIZ negation
-
-1.2
ns
A7.43
t3
CS assertion before Data wr valid
-
-1.2
ns
A7.44
t4
Data wr hold after CS negation
tIPBIck
-
ns
A7.45
t5
Data rd setup before CS negation
8.5
-
ns
A7.46
t6
Data rd hold after CS negation
0
(DC+1)*tPCIck
ns
(1),(3)
A7.47
t7
ALE pulse width
-
tPCIck
ns
A7.48
tTSA
CS assertion after TS assertion
-
6.9
ns
A7.49
t8
TS pulse width
-
tPCIck
ns
A7.50
t9
CS pulse width
(2+WS)*tPCIck
(2+WS)*tPCIck
ns
A7.51
tOEA
OE assertion before CS assertion
-
4.7
ns
A7.52
tOEN
OE negation before CS negation
-
5.9
ns
A7.53
t10
RW assertion before ALE assertion
tIPBIck
-
ns
A7.54
t11
RW negation after CS negation
-
tPCIck
ns
A7.55
t12
ACK assertion after CS assertion
tIPBIck
-ns
(2)
A7.56
t13
ACK negation after CS negation
-
tPCIck
ns
(2)
A7.57
t14
ALE negation to CS assertion
-
tPCIck
ns
A7.58
t15
ACK change before PCI clock
-
2.0
ns
(2)
A7.59
t16
ACK change after PCI clock
-
4.4
ns
(2)
A7.60



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com