| Electronic Components Datasheet Search |
|
MPC5200B Datasheet(PDF) 42 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5200B Datasheet(HTML) 42 Page - Freescale Semiconductor, Inc |
|
42 / 78 page ![]() MPC5200B Data Sheet, Rev. 1 Electrical and Thermal Characteristics Freescale Semiconductor 42 Figure 27. Ethernet Timing Diagram—MII Rx Signal Figure 28. Ethernet Timing Diagram—MII Tx Signal Table 32. MII Tx Signal Timing Sym Description Min Max Unit SpecID t5 TX_CLK rising edge to TXD[3:0], TX_EN, TX_ER invalid 5— ns A9.5 t6 TX_CLK rising edge to TXD[3:0], TX_EN, TX_ER valid — 25 ns A9.6 t7 TX_CLK pulse width high 35% 65% TX_CLK Period(1) NOTES: 1 The TX_CLK frequency shall be 25% of the nominal transmit frequency, e.g., a PHY operating at 100 Mb/s must provide a TX_CLK frequency of 25 MHz and a PHY operating at 10 Mb/s must provide a TX_CLK frequency of 2.5 MHz. See the IEEE 802.3 Specification [6]. A9.7 t8 TX_CLK pulse width low 35% 65% TX_CLK Period(1) A9.8 Table 33. MII Async Signal Timing Sym Description Min Max Unit SpecID t9 CRS, COL minimum pulse width 1.5 — TX_CLK Period A9.9 t4 t3 t1 t2 RX_CLK (Input) RXD[3:0] (inputs) RX_DV RX_ER t8 t7 t5 TX_CLK (Input) TXD[3:0] (Outputs) TX_EN TX_ER t6 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |