Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SCF5249VM140 Datasheet(PDF) 24 Page - Freescale Semiconductor, Inc

Part # SCF5249VM140
Description  Integrated ColdFire Microprocessor
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SCF5249VM140 Datasheet(HTML) 24 Page - Freescale Semiconductor, Inc

Back Button SCF5249VM140 Datasheet HTML 20Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 21Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 22Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 23Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 24Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 25Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 26Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 27Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 28Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 56 page
background image
SCF5249 Integrated ColdFire® Microprocessor Data Sheet, Rev. 3
Signal Descriptions
Freescale Semiconductor
24
8.16 Queued Serial Peripheral Interface (QSPI)
NOTE
The QSPI interface is a high-speed serial interface allowing transmit and
receive of serial data.
8.17 Crystal Trim
The XTRIM_GPIO38 output produces a pulse-density modulated phase/frequency difference signal to be
used after low-pass filtering to control varicap-voltage to control crystal oscillation frequency. This will
lock the crystal to the incoming digital audio signal.
8.18 Clock Out
The MCLK1/GPO39 and /MCLK2/GPO42 can serve as general purpose I/Os or as DAC clock outputs.
When programmed as DAC clock outputs, these signals are directly derived from the crystal.
8.19 Debug and Test Signals
These signals interface with external I/O to provide processor status signals.
8.19.1 Test Mode
The TEST[3:0] inputs are used for various manufacturing and debug tests. For normal mode these inputs
should be always be tied low. Use TEST0 to switch between background debug mode and JTAG mode.
Drive TEST0 high for debug mode.
8.19.2 High Impedance
The assertion of HI_Z will force all output drivers to a high-impedance state. The timing on HI_Z is
independent of the clock.
Table 13. Queued Serial Peripheral Interface (QSPI) Signals
Serial Module Signal
Description
SCL_QSPICLK
Multiplexed signal IIC interface clock or QSPI clock output
Function select is done via PLLCR register.
SDA_QSPIDIN
Multiplexed signal IIC interface data or QSPI data input.
Function select is done via PLLCR register.
QSPIDOUT_GPIO26
QSPI data output
QSPICS0_GPIO29
4 different QSPI chip selects
QSPICS1_GPIO24
QSPICS2_GPIO21
QSPICS3_GPIO22



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com