| Electronic Components Datasheet Search |
|
SCF5249VM140 Datasheet(PDF) 25 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
SCF5249VM140 Datasheet(HTML) 25 Page - Freescale Semiconductor, Inc |
|
25 / 56 page ![]() Signal Descriptions SCF5249 Integrated ColdFire® Microprocessor Data Sheet, Rev. 3 Freescale Semiconductor 25 NOTE JTAG operation will override the HI_Z pin. 8.19.3 Processor Clock Output The internal PLL generates this PSTCLK/GPO63 and output signal, and is the processor clock output that is used as the timing reference for the Debug bus timing (DDATA[3:0] and PST[3:0]). The PSTCLK/GPO63 is at the same frequency as the core processor and cache memory. The frequency will be twice the bus clock (SCLK) frequency. 8.19.4 Debug Data The debug data pins, DDATA0_GPIO0, DDATA1_GPIO1, DDATA2_GPIO2, and DDATA3_GPIO4, are four bits wide. This nibble-wide bus displays captured processor data and break-point status. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |