Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS8267 Datasheet(PDF) 116 Page - ams AG

Part # AS8267
Description  Single-Phase 2-Current Energy Measurement Integrated Circuits with Microcontroller, RTC, Programmable Multi-Purpose I/Os
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS8267 Datasheet(HTML) 116 Page - ams AG

Back Button AS8267 Datasheet HTML 112Page - ams AG AS8267 Datasheet HTML 113Page - ams AG AS8267 Datasheet HTML 114Page - ams AG AS8267 Datasheet HTML 115Page - ams AG AS8267 Datasheet HTML 116Page - ams AG AS8267 Datasheet HTML 117Page - ams AG AS8267 Datasheet HTML 118Page - ams AG AS8267 Datasheet HTML 119Page - ams AG AS8267 Datasheet HTML 120Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 136 page
background image
Data Sheet AS8267 / AS8268
Revision 1.0, 19-Jun-07
Page 116 of 136
Enable Signals Register
The enable signals register includes power-down signals and other control signals.
MSB
LSB
-
sel_spi2
enable_crc
u2clkoff
u1clkoff
dam
sdmi2_pd
afe_pd
Bit
Symbol
Function
7
-
Not used
6
sel_spi2
Selects the SPI path
0: selects path to SPI_Flash (slave mode)
1: selects path to SPI2 (master mode)
5
enable_crc Enables checksum functionality during read/write accesses to XDATA address space or
EEPROM. If enabled, a 16-bit checksum word (see Note below) is sent after the data, which is
checked by the SCT (in case of ‘write’) or can be checked by an external component (in case of
‘read’).
0: checksum disabled
1: checksum enabled
4
u2clkoff
Switches off the UART2 clock (which is also running at the highest system frequency ‘mclk’):
0: clock active
1: clock switched off
3
u1clkoff
Switches off the UART1 clock (which is running at the highest system frequency ‘mclk’):
0: clock active
1: clock switched off
2
dam
Select direct access mode for UART1; in case of ‘dam’ input data will no longer be interpreted as
commands.
0: direct access mode off 1: dam on
1
sdmi2_pd
Set power-down for current channel 2 (active high)
0: no power-down
1: I2 powered down
0
afe_pd
Set power-down for the entire analog front end (AFE)
0: AFE powered up
1: AFE powered down
Note: The checksum is calculated using the following formula:
g(x) = x
16 + x12 + x5 + 1
In dam mode no interrupt will be triggered, therefore the SCON register has to be polled.
MCUCLKDIV Register (‘mcu_clk’)
The MCU clock divider (mcuclkdiv) divides down the main clock (Mclk) which is the output from the low power
oscillator.
Division of the mcu_clk frequency is provided to enable low power operating modes, for example when the
AS8267 / AS8268 ICs are in a battery operating mode, when VDDD is connected to a battery.
MSB
LSB
-
-
-
-
-
mcuclkdiv.2
mcuclkdiv.1
mcuclkdiv.0
Bit
Symbol
Function
7
-
Not used
6
-
Not used
5
-
Not used
4
-
Not used
3
-
Not used



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com