ACT88430 datasheet(30/74 Pages) QORVO

30 / 74 page

Data Sheet Rev. G, August 2021 | Subject to change without notice

30 of 74

www.qorvo.com

ACT88430

Advanced PMU for Microcontrollers and Solid State Drive Applications

is in regulation. Input triggers are defined at the factory

and can only be changed with a custom CMI

configuration. The nRESETx, POK, PG, and EXT_EN

outputs can be connected to a power supply’s internal

POK signal and used to trigger external supplies in the

overall sequencing scheme.

Turn-on Delay. The turn-on delay is the time between

an input trigger going active and the output starting to

turn on. Each output’s turn-on delay is configured via its

I2C bit ONDLY. Turn-on delays can be changed after

the IC is powered on, but they are volatile and reset to

the factory defaults when power is recycled.

Softstart Time. The softstart time is the time it takes an

output to ramp from 0V to its programmed voltage. Each

output’s softstart time is configured via its I2C bit

SS_RAMP. Softstart times can be changed after the IC

is powered on, but they are volatile and reset to the

factory defaults when power is recycled.

Output Voltage. The output voltage is each regulator’s

desired

voltage.

Each

buck’s

output

voltage

programmed via its I2C bits Bx_VSET0 and Bx_VSET1.

The output regulates to Bx_VSET0 in ACTIVE mode.

They can be programmed to regulate to Bx_VSET1 in

DVS mode or SLEEP mode. Each output’s voltage can

be changed after the IC is powered on, but the new

setting is volatile and is reset to the factory defaults

when power is recycled. Output voltages can be

changed on the fly. If a large output voltage change is

required, it is best to make multiple smaller changes.

This prevents the IC from detecting an instantaneous

over or under voltage condition because the fault

threshold are immediately changed, but the output

takes time to respond.

Dynamic Voltage Scaling

On-the-fly dynamic voltage scaling (DVS) for the four

buck converters is available via the I2C interface. This

allows systems to save power by quickly adjusting the

microprocessor performance level when the workload

changes. Note that DVS is not a different operating

state. The IC operates in the ACTIVE state, but just

regulates the outputs to a different voltage. For fault free

operation, the user must ensure output load conditions

plus the current required to charge the output capaci-

tance during a DVS rising voltage condition does not

exceed the current limit setting of the regulator. As with

any power supply, changing an output voltage too fast

can require a current higher than the current limit setting.

The user must ensure that the voltage step, slew rate,

and load current conditions do not result in an instanta-

neous loading that results in a current limit condition.

Enter DVS by programming register 0x00h bit1

(DVS_EN) = 1 and then pulling the EXT_PG pin high.

Note that some CMI configurations may not require

DVS_EN = 1 and may use different input pins.

Input Voltage Operating Range

The ACT88430 operates from VIN=2.7V to 5.5V. This

operating range can be tailored for this full range, a 3.3V

input range, or a 5V input range. The full range is

suitable for battery inputs like a Li-Ion battery where the

input voltage has large variations. I2C registers

VIN-FULL_RANGE and VIN_LVL set the input voltage

UVLO and OV thresholds to be compatible with these

operating

ranges.

Note

that

VIN_FULL_RANGE

Table 2 shows how to configure the registers to set

each input voltage range setting. See the EC table for

details on

Table 2: ACT88430 Input Voltage Range Settings

VIN_FULL_RANGE

VIN_LVL

3.3V Input Range

5V Input Range

Wide Input Range

Fault Protection

The

ACT88430

contains

several

levels

fault

protection, including the following:

Input Voltage UVLO

Input Voltage OV

Output Overvoltage

Output Undervoltage

Output Current Limit

Thermal Warning

Thermal Shutdown

There are three types of I2C register bits associated with

each fault condition: fault flag bits, fault bits, and mask

bits. The fault flag bits display the real-time fault status.

Their status is valid regardless of whether or not that

fault is masked. The mask bits either block or allow the

fault to affect the fault bit. Each potential fault condition

can be masked via I2C if desired. Any unmasked fault

condition results in the fault bit going high, which asserts

the IRQ pin. IRQ is typically active low. The IRQ pin only

de-asserts after the fault condition is no longer

present and the corresponding fault bit is read via I2C.

Note that masked faults can still be read in the fault flag

bit. Refer to Qorvo Application Note describing the Reg-

ister Map for full details on I2C functionality and

programming ranges

Input Voltage UVLO

The ACT88430 monitors its input voltage at the VIN pin

for a UVLO condition. When the input voltage is below

ACT88430 Datasheet(PDF) 30 Page - Qorvo, Inc

ACT88430 Datasheet(HTML) 30 Page - Qorvo, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Datasheet Download

Link URL