ACT8945A datasheet(6/46 Pages) QORVO

6 / 46 page

Data Sheet Rev. G, January 2020 | Subject to change without notice

6 of 46

www.qorvo.com

ACT8945A

Advanced PMU for Atmel SAMA5Dx Series & SAM9 Series Processors

PIN DESCRIPTIONS

NAME

DESCRIPTION

REFBP

Reference Bypass. Connect a 0.047μF ceramic capacitor from REFBP to GA. This pin is discharged to GA

in shutdown.

OUT1

Output Feedback Sense for REG1.

Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP12 and GP3 together at a

single point as close to the IC as possible.

OUT4

REG4 output. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from

OUT4 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.

OUT5

REG5 output. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from

OUT5 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.

INL

Power Input for REG4, REG5, REG6, and REG7. Bypass to GA with a high quality ceramic capacitor placed

as close to the IC as possible.

OUT7

REG7 output. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from

OUT7 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.

OUT6

REG6 output. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from

OUT6 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.

nPBIN

Master Enable Input. Drive nPBIN to GA through a 50kΩ resistor to enable the IC, drive nPBIN directly to GA

to assert a manual reset condition. Refer to the nPBIN Multi-Function Input section for more information.

nPBIN is internally pulled up to VSYS through a 35kΩ resistor.

PWRHLD

Power Hold Input. Enable input for all regulators. PWRHLD is internally pulled down to GA through a 500kΩ

resistor. Refer to the Control Sequences section for more information.

nRSTO

Active Low Reset Output. See the nRSTO Output section for more information.

nIRQ

Open-Drain Interrupt Output. nIRQ is asserted any time an unmasked fault condition exists or a charger

interrupt occurs. See the nIRQ Output section for more information.

nPBSTAT

Active-Low Open-Drain Push-Button Status Output. nPBSTAT is asserted low whenever the nPBIN is

pushed, and is high-Z otherwise. See the nPBSTAT Output section for more information.

GP3

Power Ground for REG3. Connect GA, GP12, and GP3 together at a single point as close to the IC as

possible.

SW3

Switching Node Output for REG3.

VP3

Power Input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close to the IC as

possible.

OUT3

Output Feedback Sense for REG3.

PWREN

Power Enable Input. Refer to the Control Sequences section for more information.

nLBO

Low Battery Indicator Output. nLBO is asserted low whenever the voltage at LBI is lower than 1.2V, and is

high-Z otherwise. See the Precision Voltage Detector section for more information.

LBI

Low Battery Input. The input voltage is compared to 1.2V and the output of this comparison drives nLBO.

See the Precision Voltage Detector section for more information.

ACIN

AC Input Supply Detection. See the Charge Current Programming section for more information.

CHGLEV

Charge Current Selection Input. See the Charge Current Programming section for more information.

ACT8945A Datasheet(PDF) 6 Page - Qorvo, Inc

ACT8945A Datasheet(HTML) 6 Page - Qorvo, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL