Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS470MF06607 Datasheet(PDF) 28 Page - Texas Instruments

Part # TMS470MF06607
Description  TMS470MF06607 16/32-Bit RISC Flash Microcontroller
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TMS470MF06607 Datasheet(HTML) 28 Page - Texas Instruments

Back Button TMS470MF06607 Datasheet HTML 24Page - Texas Instruments TMS470MF06607 Datasheet HTML 25Page - Texas Instruments TMS470MF06607 Datasheet HTML 26Page - Texas Instruments TMS470MF06607 Datasheet HTML 27Page - Texas Instruments TMS470MF06607 Datasheet HTML 28Page - Texas Instruments TMS470MF06607 Datasheet HTML 29Page - Texas Instruments TMS470MF06607 Datasheet HTML 30Page - Texas Instruments TMS470MF06607 Datasheet HTML 31Page - Texas Instruments TMS470MF06607 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 65 page
background image
100
90
80
70
60
50
40
30
20
10
0
0
50
100
150
200
250
300
350
400
450
500
550
2500.00
2000.00
1500.00
1000.00
500.00
0.00
No. of Intervals
Test Coverage
Test Time (µs)
TMS470MF06607
SPNS157C
– JANUARY 2012
www.ti.com
3.11 Built-In Self Test (BIST) Features
3.11.1 STC/LBIST
The TMS470M family supports a logic built-in self test (LBIST or CPUBIST) of the M3 CPU.
LBIST testing can be performed in two modes of operation:
•
Full Execution. In this mode, the full suite of test patterns is run without interruption. This test is
started via CPU control and is well suited for use at device start up.
•
Cyclic Execution. During cyclic execution, a small percentage of time will be dedicated to running a
subset of the self-test (STC Intervals). This mode is well suited for executing on a periodic basis to
minimize the bandwidth use. After all STC intervals are executed, all test patterns will have been run.
NOTE
1. The application will need to disable peripherals and or interrupts to avoid missing
interrupts.
2. No debugger interaction is possible with the CPU during self test. This includes access to
memory and registers since access is through the CPU.
The default value of the LBIST clock prescaler (STCDIV) is divide-by-1; however, the maximum STC CLK
is limited by the current consumption and supply capability of the Vreg. For specified maximum STC clock
rates for specified operating frequencies, see Table 3-12.
Table 3-12. Maximum STC Clock Frequencies vs HCLK(1)
HCLK
STC DIVIDER
STC CLOCK
FREQUENCY (MHz)
(STC_DIV+1)
FREQUENCY (MHz)
80
2
40
72
2
36
56
2
28
28
1
28
(1)
The maximum LBIST STC clock frequency is limited to 40MHz.
A.
A single LBIST interval is 158 STC CLK cycles in duration, excluding clock transition timing of 20 cycles.
B.
This device has 550 total intervals.
Figure 3-3. CPU BIST Intervals vs Coverage
28
Device Configuration
Copyright
© 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS470MF06607



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com