Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320VC33 Datasheet(PDF) 10 Page - Texas Instruments

Part # TMS320VC33
Description  SMx320VC33 Digital Signal Processor
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TMS320VC33 Datasheet(HTML) 10 Page - Texas Instruments

Back Button TMS320VC33 Datasheet HTML 6Page - Texas Instruments TMS320VC33 Datasheet HTML 7Page - Texas Instruments TMS320VC33 Datasheet HTML 8Page - Texas Instruments TMS320VC33 Datasheet HTML 9Page - Texas Instruments TMS320VC33 Datasheet HTML 10Page - Texas Instruments TMS320VC33 Datasheet HTML 11Page - Texas Instruments TMS320VC33 Datasheet HTML 12Page - Texas Instruments TMS320VC33 Datasheet HTML 13Page - Texas Instruments TMS320VC33 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 53 page
background image
SM320VC33, SMJ320VC33
SGUS034F – FEBRUARY 2001 – REVISED JUNE 2015
www.ti.com
6.6 Timing Requirements for EXTCLK, All Modes
see Figure 3 and Figure 4
MIN
MAX
UNIT
F = Fmax, x0.5 and x1 modes
1(1)
tr(EXTCLK)
Rise time, EXTCLK
ns
F < Fmax
4(1)
F = Fmax, x0.5 and x1 modes
1(1)
tf(EXTCLK)
Fall time, EXTCLK
ns
F < Fmax
4(1)
x5 mode
21(1)
tw(EXTCLKL)
Pulse duration, EXTCLK low
x1 mode
6(1)
ns
x0.5 mode
4(1)
x5 mode
21(1)
tw(EXTCLKH)
Pulse duration, EXTCLK high
x1 mode
5(1)
ns
x0.5 mode
4(1)
x5 PLL mode
40%(1)
60%(1)
tdc(EXTCLK)
Duty cycle, EXTCLK [tw(EXTCLKH) / tc(H)]
x1 and x0.5 modes, F = max
45%
55%
x1 and x0.5 modes, F = 0 Hz
0%(1)
100%(1)
x5 mode
66.7(1)
200(1)
tc(EXTCLK)
Cycle time, EXTCLK
x1 mode
13.3
ns
x0.5 mode
10(1)
x5 mode
5(1)
15(1)
Fext
Frequency range, 1 / tc(EXTCLK)
x1 mode
0
75
MHz
x0.5 mode
0(1)
100(1)
(1)
Not production tested
6.7 Timing Requirements for Memory Read/Write for STRB
see Figure 5 through Figure 7
(1)
MIN
MAX
UNIT
tsu(D-H1L)R
Setup time, data before H1 low (read)
5(2)
ns
th(H1L-D)R
Hold time, data after H1 low (read)
–1(2)
tsu(RDY-H1H)
Setup time, RDY before H1 high
5
th(H1H-RDY)
Hold time, RDY after H1 high
–1(2)
td(A-RDY)
Delay time, address valid to RDY
P – 6(2)(3)
tv(A-D)
Valid time, data valid after address
0 wait state, CL = 30 pF
6(2)
PAGEx, or STRB valid
1 wait state
tc(H) + 6(2)
(1)
These timings assume a similar loading of 30 pF on all pins.
(2)
Not production tested
(3)
P = tc(H) / 2 (when duty cycle equals 50%).
6.8 Timing Requirements for XF0 and XF1 when Executing LDFI or LDII
see Figure 8
MIN
MAX
UNIT
tsu(XF1-H1L)
Setup time, XF1 before H1 low
4(1)
ns
th(H1L-XF1)
Hold time, XF1 after H1 low
0(1)
(1)
Not production tested
10
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: SM320VC33 SMJ320VC33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com