Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

L9805E Datasheet(PDF) 23 Page - STMicroelectronics

Part # L9805E
Description  Super smart power motor driver with 8-Bit MCU, RAM, EEPROM, ADC, WDG, Timers, PWM and H-bridge driver
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9805E Datasheet(HTML) 23 Page - STMicroelectronics

Back Button L9805E Datasheet HTML 19Page - STMicroelectronics L9805E Datasheet HTML 20Page - STMicroelectronics L9805E Datasheet HTML 21Page - STMicroelectronics L9805E Datasheet HTML 22Page - STMicroelectronics L9805E Datasheet HTML 23Page - STMicroelectronics L9805E Datasheet HTML 24Page - STMicroelectronics L9805E Datasheet HTML 25Page - STMicroelectronics L9805E Datasheet HTML 26Page - STMicroelectronics L9805E Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 125 page
background image
L9805E
Clocks, reset, interrupts & power saving modes
23/125
3.3.4
Register description
Watchdog control register
(WDGCR)
Register Address: 002Ah
—
Read/Write
Reset Value: 0111 1111 (7Fh)
b7 = WDGA: Activation bit.
This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the
watchdog can generate a reset.
0: Watchdog disabled
1: Watchdog enabled.
b6-0 =T6-T0: 7 bit timer (Msb to Lsb)
These bits contain the decremented value. A reset is produced when it rolls over from 40h to
3Fh (T6 become cleared).
Watchdog status register
(WDGSR)
Register Address: 002Bh
—
Read/Write
Reset Value(*): 0000 0000 (00h)
b7-1 = not used
b0 = WDGF: Watchdog flag. Set by a Watchdog Reset, cleared by software (writing zero) or
Power On / Low Voltage Reset. This flag is useful for distinguishing Power On / Low Voltage
Reset and Watchdog Reset.
(*): Except in the case of Watchdog Reset.
3.4
Miscellaneous register
(MISCR)
The Miscellaneous register allows the user to select the Slow operating mode and to set the
clock division prescaler factor. Bits 3, 4 determine the signal conditions which will trigger an
interrupt request on I/O pins having interrupt capability.
Register Address: 0020h
—
Read/Write
Reset Value:0000 0000 (00h)
7
0
WDGA
T6
T5
T4
T3
T2
T1
T0
7
0
--
-
-
-
-
-
WDGF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com