AM2431BSDGHIALVR. datasheet(169/282 Pages) TI2

169 / 282 page

6.11.5.8.2 GPMC and NOR Flash — Asynchronous Mode

Table 6-60 and Table 6-61 present timing requirements and switching characteristics for GPMC and NOR Flash

— Asynchronous Mode.

Table 6-60. GPMC and NOR Flash Timing Requirements – Asynchronous Mode

see Figure 6-44, Figure 6-45, Figure 6-46, and Figure 6-48

NO.

PARAMETER

DESCRIPTION

MIN

MAX

UNIT

FA5(1)

tacc(d)

Data access time

H(5)

FA20(2) tacc1-pgmode(d)

Page mode successive data access time

P(4)

FA21(3) tacc2-pgmode(d)

Page mode first data access time

H(5)

(1)

The FA5 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC

functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active

functional clock edge. FA5 value must be stored inside the AccessTime register bit field.

(2)

The FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of

GPMC functional clock cycles. After each access to input page data, next input page data is internally sampled by active functional

clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.

(3)

The FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC

functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data is internally sampled by

active functional clock edge. FA21 value must be stored inside the AccessTime register bit field.

(4)

P = PageBurstAccessTime × (TimeParaGranularity + 1) × GPMC_FCLK(6)

(5)

H = AccessTime × (TimeParaGranularity + 1) × GPMC_FCLK(6)

(6)

GPMC_FCLK is а general-purpose memory controller internal functional clock period in ns.

Table 6-61. GPMC and NOR Flash Switching Characteristics – Asynchronous Mode

see Figure 6-44, Figure 6-45, Figure 6-46, Figure 6-47, Figure 6-48, and Figure 6-49

NO.

PARAMETER

DESCRIPTION

MIN

MAX

UNIT

FA0

tw(be[x]nV)

Pulse duration, output lower-byte enable and command latch enable

GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid

time

N(12)

FA1

tw(csnV)

Pulse duration, output chip select GPMC_CSn[i](13) low

A(1)

FA3

td(csnV-advnIV)

Delay time, output chip select GPMC_CSn[i](13) valid to output

address valid and address latch enable GPMC_ADVn_ALE invalid

B(2) - 2.1

B(2) + 2.1

FA4

td(csnV-oenIV)

Delay time, output chip select GPMC_CSn[i](13) valid to output

enable GPMC_OEn_REn invalid (Single read)

C(3) - 2.1

C(3) + 2.1

FA9

td(aV-csnV)

Delay time, output address GPMC_A[27:1] valid to output chip

select GPMC_CSn[i](13) valid

J(9) - 2.1

J(9) + 2.1

FA10

td(be[x]nV-csnV)

Delay time, output lower-byte enable and command latch enable

GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid to

output chip select GPMC_CSn[i](13) valid

J(9) - 2.1

J(9) + 2.1

FA12

td(csnV-advnV)

Delay time, output chip select GPMC_CSn[i](13) valid to output

address valid and address latch enable GPMC_ADVn_ALE valid

K(10) - 2.1

K(10) + 2.1

FA13

td(csnV-oenV)

Delay time, output chip select GPMC_CSn[i](13) valid to output

enable GPMC_OEn_REn valid

L(11) - 2.1

L(11) + 2.1

FA16

tw(aIV)

Pulse duration output address GPMC_A[26:1] invalid between 2

successive read and write accesses

G(7)

FA18

td(csnV-oenIV)

Delay time, output chip select GPMC_CSn[i](13) valid to output

enable GPMC_OEn_REn invalid (Burst read)

I(8) - 2.1

I(8) + 2.1

FA20

tw(aV)

Pulse duration, output address GPMC_A[27:1] valid - 2nd, 3rd, and

4th accesses

D(4)

FA25

td(csnV-wenV)

Delay time, output chip select GPMC_CSn[i](13) valid to output write

enable GPMC_WEn valid

E(5) - 2.1

E(5) + 2.1

FA27

td(csnV-wenIV)

Delay time, output chip select GPMC_CSn[i](13) valid to output write

enable GPMC_WEn invalid

F(6) - 2.1

F(6) + 2.1

FA28

td(wenV-dV)

Delay time, output write enable GPMC_WEn valid to output data

GPMC_AD[15:0] valid

2.1

www.ti.com

AM2434, AM2432, AM2431

SPRSP65J – APRIL 2021 – REVISED JUNE 2026

Submit Document Feedback

169

Product Folder Links: AM2434 AM2432 AM2431

AM2431BSDGHIALVR. Datasheet(PDF) 169 Page - Texas Instruments

AM2431BSDGHIALVR. Datasheet(HTML) 169 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL