Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LNBH221 Datasheet(PDF) 18 Page - STMicroelectronics

Part # LNBH221
Description  Dual LNB supply and control IC with Step-Up converter and I2C interface
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LNBH221 Datasheet(HTML) 18 Page - STMicroelectronics

Back Button LNBH221 Datasheet HTML 14Page - STMicroelectronics LNBH221 Datasheet HTML 15Page - STMicroelectronics LNBH221 Datasheet HTML 16Page - STMicroelectronics LNBH221 Datasheet HTML 17Page - STMicroelectronics LNBH221 Datasheet HTML 18Page - STMicroelectronics LNBH221 Datasheet HTML 19Page - STMicroelectronics LNBH221 Datasheet HTML 20Page - STMicroelectronics LNBH221 Datasheet HTML 21Page - STMicroelectronics LNBH221 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 27 page
background image
Thermal design notes
LNBH221
18/27
8
Thermal design notes
During normal operation, the LNBH221 device dissipates some power. At rated output
current of 500mA on each section output, the voltage drop on both linear regulators lead to
a total dissipated power that is typically 2W. The heat generated requires a suitable heatsink
to keep the junction temperature below the over-temperature protection threshold.
Assuming a 45°C temperature inside the Set-Top-Box case, the total RthJC has to be less
than 40°C/W.
While this can be easily achieved using a through-hole power package that can be attached
to a small heatsink or to the metallic frame of the receiver, a surface mount power package
must rely on PCB solutions whose thermal efficiency is often limited. The simplest solution
is to use a large, continuous copper area of the GND layer to dissipate the heat coming from
the IC body.
Given for the PSO-36 package an RthJC equal to 2°C/W, a maximum of 38°C/W are left to
the PCB heatsink. This area can be the inner GND layer of a multi-layer PCB, or, in a dual
layer PCB, an unbroken GND area even on the opposite side where the IC is placed. In
Figure 8., it is shown a suggested layout for the PSO-36 package with a dual layer PCB,
where the IC exposed pad connected to GND and the square dissipating area are thermally
connected through 32 vias holes, filled by solder. This arrangement, when L=40mm,
achieves an RthJA of about 28°C/W.
Different layouts are possible, too. Basic principles, however, suggest to keep the IC and its
ground exposed pad approximately in the middle of the dissipating area; to provide as many
vias as possible; to design a dissipating area having a shape as square as possible and not
interrupted by other copper traces.
Figure 8.
PowerSO-36 Suggested Pcb Heatsink Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com