Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LFSC Datasheet(PDF) 70 Page - Lattice Semiconductor

Part # LFSC
Description  LatticeSC/M Family Data Sheet
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LFSC Datasheet(HTML) 70 Page - Lattice Semiconductor

Back Button LFSC Datasheet HTML 66Page - Lattice Semiconductor LFSC Datasheet HTML 67Page - Lattice Semiconductor LFSC Datasheet HTML 68Page - Lattice Semiconductor LFSC Datasheet HTML 69Page - Lattice Semiconductor LFSC Datasheet HTML 70Page - Lattice Semiconductor LFSC Datasheet HTML 71Page - Lattice Semiconductor LFSC Datasheet HTML 72Page - Lattice Semiconductor LFSC Datasheet HTML 73Page - Lattice Semiconductor LFSC Datasheet HTML 74Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 237 page
background image
3-26
DC and Switching Characteristics
Lattice Semiconductor
LatticeSC/M Family Data Sheet
sysCLOCK DLL Timing
Over Recommended Operating Conditions
Parameter
Description
Conditions
Min.
Typ.
Max.
Units
fIN
Input Clock Frequency (CLKI, CLKFB)
100
—
700
MHz
fOUTOP
Output Clock Frequency (CLKOP)
100
—
700
MHz
fOUTOS
Output Clock Frequency (CLKOS)
25
—
700
MHz
AC Characteristics
tDUTY
Output Clock Duty Cycle
Output Clock Duty Cycle (at 50%
levels, 50% duty cycle input clock,
duty cycle correction turned off,
time reference delay mode)
38—62
%
tDUTYRD
Output Clock Duty Cycle
Output Clock Duty Cycle (at 50%
levels, arbitrary duty cycle input
clock, duty cycle correction turned
on, time reference delay mode)
45—55
%
tDUTYCIR
Output Clock Duty Cycle
Output Clock Duty Cycle (at 50%
levels, arbitrary duty cycle input
clock, duty cycle correction turned
on, clock injection removal mode)
40—60
%
tOPJIT
1
Output Clock Period Jitter
—
—
200
ps
tCPJIT
1
Output Clock Cycle-to-Cycle Jitter
—
—
200
ps
tSKEW
Output Clock to Clock Skew (Between
Two Outputs with the Same Phase
Setting)
—
—
100
ps
tLOCK
DLL Lock-in Time
8
—
18500
cycles
tIDUTY
Input Clock Duty Cycle
Applies to all operating conditions
35
—
65
%
tIPJIT
Input Clock Period Jitter
—
—
+/- 250
ps
tHI
Input Clock High Time
At 80% level
500
—
—
ps
tLO
Input Clock Low Time
At 20% level
500
—
—
ps
tRSWD
Reset Signal Pulse Width
3
—
—
ns
tFDEL
Timeshift Delay Step Size
35
45
80
ps
tDLL
Delay Through the DLL when No Delay
Taps are Chosen but Not in Bypass
Mode.
—
760
—
ps
1. Values are measured with FPGA logic active, no additional I/Os toggling and REFCLK total jitter = 30 ps.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com