Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LFSC Datasheet(PDF) 72 Page - Lattice Semiconductor

Part # LFSC
Description  LatticeSC/M Family Data Sheet
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LFSC Datasheet(HTML) 72 Page - Lattice Semiconductor

Back Button LFSC Datasheet HTML 68Page - Lattice Semiconductor LFSC Datasheet HTML 69Page - Lattice Semiconductor LFSC Datasheet HTML 70Page - Lattice Semiconductor LFSC Datasheet HTML 71Page - Lattice Semiconductor LFSC Datasheet HTML 72Page - Lattice Semiconductor LFSC Datasheet HTML 73Page - Lattice Semiconductor LFSC Datasheet HTML 74Page - Lattice Semiconductor LFSC Datasheet HTML 75Page - Lattice Semiconductor LFSC Datasheet HTML 76Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 237 page
background image
3-28
DC and Switching Characteristics
Lattice Semiconductor
LatticeSC/M Family Data Sheet
sysCONFIG MPI Port
sysCONFIG Asynchronous Peripheral Configuration Mode
tWRAP
WRN, CS0N and CS1 Pulse Width
5
-
ns
tSAP
D[7:0] Setup Time
1.5
-
ns
tRDYAP
RDY Delay
—
8
ns
tBAP
RDY Low
1
8
CCLK
periods
tWR2AP
Earliest WRN After RDY Goes High
0
—
ns
tDENAP
RDN to D[7:0] Enable/Disable
—
7.5
ns
tDAP
CCLK to DOUT
—
7.5
ns
sysCONFIG Slave Serial Configuration Mode
tSSS
DIN Setup Time
5.2
—
ns
tHSS
DIN Hold Time
0
—
ns
tCHSS
CCLK High Time
3.75
—
ns
tCLSS
CCLK Low Time
3.75
—
ns
fCSS
CCLK Frequency
—
150
MHz
tDSS
CCLK to DOUT
—
7.5
ns
sysCONFIG Slave Parallel Configuration Mode
tS1SP
CS0N, CS1, WRN Setup Time
5.2
—
ns
tH1SP
CS0N, CS1, WRN Hold Time
0
—
ns
tS2SP
D[7:0] Setup Time
5.2
—
ns
tH2SP
D[7:0] Hold Time
0
—
ns
tCHSP
CCLK High Time
3.75
—
ns
tCL
CCLK Low Time
3.75
—
ns
fCSP
CCLK Frequency
—
150
MHz
Parameter
Description
-7
-6
-5
Units
Min.
Max.
Min.
Max.
Min.
Max.
tMPICTRL_SET
MPI Control (MPCSTRBN, MPCWRN,
MPCCLK, etc.) to MPCCLK Setup Time
4.9
—
5.2
—
5.5
—
ns
tMPIADR_SET
MPI Address to MPCCLK Setup Time
3.9
—
4.2
—
4.5
—
ns
tMPIDAT_SET
MPI Write Data to MPCCLK Setup Time
4.9
—
5.2
—
5.5
—
ns
tMPIDPAR_SET
MPI Write Parity Data to MPCCLK Setup
Time
3.9
—
4.2
—
4.5
—
ns
tMPI_HLD
All Hold Times
0—0—0—
ns
tMPICTRL_DEL
MPCCLK to MPI Control (MPCTA, MPC-
TEA, MPCRETRY)
—
5.6
—
6.7
—
8.7
ns
tMPIDAT_DEL
MPCCLK to MPI Data
—
5.6
—
6.7
—
8.7
ns
tMPIDPAR_DEL
MPCCLK to MPI Parity Data
—
4.9
—
5.7
—
7.7
ns
fMPI_CLK_FRQ
MPCCLK Frequency
—
100
—
83
—
66
MHz
LatticeSC/M sysCONFIG Port Timing (Continued)
Over Recommended Operating Conditions
Parameter
Description
Min.
Max.
Units



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com