| Electronic Components Datasheet Search |
|
HD404849FS Datasheet(PDF) 90 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD404849FS Datasheet(HTML) 90 Page - Renesas Technology Corp |
|
90 / 127 page ![]() HD404849 Series 88 Bit Initial value Read/Write Bit name 3 0 W SMRA3 2 0 W SMRA2 0 0 W SMRA0 1 0 W SMRA1 Serial mode register A (SMRA: $005) 0 1 0 1 0 1 0 1 0 1 0 1 0 1 SMRA2 SMRA0 SMRA1 SMRA3 0 1 R21/SCK mode selection R21 SCK Output Output Input Clock source — — Prescaler division ratio Refer to table 29 SCK Prescaler System clock External clock Figure 70 Serial Mode Register A (SMRA) Serial Mode Register B (SMRB: $028): This register has the following functions (figure 71). • Prescaler division ratio selection • Output level control in idle states Serial mode register B (SMRB: $028) is a 2-bit write-only register. It cannot be written during data transfer. By setting bit 0 (SMRB0) of this register, the prescaler division ratio is selected. Only bit 0 (SMRB0) can be reset to 0 by MCU reset. Bit 1 (SMRB1) is used to control the output level of the SO pin in idle states. The output level changes at the same time that SMRB1 is written to. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |