7480 datasheet(36/98 Pages) RENESAS

36 / 98 page

MITSUBISHI MICROCOMPUTERS

7480/7481 GROUP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PRELIMINAR

Notice:

This

is not

a final

specification.

Some

parametric

limits

are

subject

to change.

A transmit data collision is detected between LSB and MSB of

transmit data in the clock synchronous serial I/O mode or between

the start bit and stop bit of transmit data in the UART mode. Bus

collision detection can be performed by both the internal clock and

the external clock.

A block diagram is shown in Figure 34. A timing diagram is shown

in Figure 35. A bus collision detection control register is shown in

Figure 36.

Fig. 34 Block diagram of bus arbitration interrupt circuit

Fig. 36 Structure of bus collision detection control register

TXD

RXD

Shift clock

Bus arbitration interrupt

request

Bus collision detection

enable bit

Transmit shift clock

Transmit pin TxD

Receive pin RxD

Bus arbitration interrupt

generation

Data collision

Bus Collision Detection

The 7480/7481 group can detect a bus collision by setting the bus

collision detection enable bit to “1”.

When transmission is started in the clock synchronous or asyn-

chronous (UART) serial I/O mode, the transmit pin TxD is

compared with the receive pin RxD in synchronization with a rising

edge of transmit shift clock. If they do not coincide with each other,

a bus arbitration interrupt request occurs (bus collision detection).

Fig. 35 Timing diagram of bus arbitration interrupt

Bus collision detection control register

(BUSARBCON address 00E5 16)

Bus collision detection enable bit

0 : Collision detection disabled

1 : Collision detection enabled

Not used (“0” at read)

7480 Datasheet(PDF) 36 Page - Renesas Technology Corp

7480 Datasheet(HTML) 36 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Datasheet Download

Link URL