Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

7480 Datasheet(PDF) 18 Page - Renesas Technology Corp

Part # 7480
Description  SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7480 Datasheet(HTML) 18 Page - Renesas Technology Corp

Back Button 7480 Datasheet HTML 14Page - Renesas Technology Corp 7480 Datasheet HTML 15Page - Renesas Technology Corp 7480 Datasheet HTML 16Page - Renesas Technology Corp 7480 Datasheet HTML 17Page - Renesas Technology Corp 7480 Datasheet HTML 18Page - Renesas Technology Corp 7480 Datasheet HTML 19Page - Renesas Technology Corp 7480 Datasheet HTML 20Page - Renesas Technology Corp 7480 Datasheet HTML 21Page - Renesas Technology Corp 7480 Datasheet HTML 22Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 98 page
background image
17
MITSUBISHI MICROCOMPUTERS
7480/7481 GROUP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
Interrupts
Interrupts are vectored interrupts, and they can be caused by 14
different sources: 5 external sources, 8 internal sources, and 1
software source.
(1) Interrupt Control
All interrupts, except the BRK instruction interrupt, have an inter-
rupt request bit and an interrupt enable bit. Additionally, a global
interrupt disable flag affects them.
When the interrupt enable bit and the interrupt request bit are set
to "1" and the interrupt disable flag is set to "0", an interrupt is ac-
cepted.
The interrupt request bits can be cleared by the program but can-
not be set. The interrupt enable bit can be set and cleared by the
program.
The reset and BRK instruction interrupt can never be disabled.
Other interrupts are disabled when the interrupt disable flag is set.
(2) Interrupt Operation
When an interrupt request is accepted:
1. The contents of the program counter and the processor status
register are automatically pushed into the stack.
2. The interrupt disable flag is set and the interrupt request bit is
cleared.
3. The interrupt jump destination address is read into the program
counter.
s Notes
• When the active edge of an external interrupt (INT0, INT1,
CNTR0, CNTR1) is set, the interrupt request bit may also be set.
Therefore, disable the external interrupt and set the edge polar-
ity selection register. Then clear the interrupt request bit and
accept the external interrupt.
• Input a trigger width over 250 ns to the INT0/INT1 pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com