SH7261 datasheet(103/1348 Pages) RENESAS

103 / 1348 page

Section 3 Floating-Point Unit (FPU)

Rev. 2.00 Sep. 07, 2007 Page 71 of 1312

REJ09B0320-0200

3.3

3.3.1

Floating-Point Registers

Figure 3.4 shows the floating-point register configuration. There are sixteen 32-bit floating-point

registers FPR0 to FPR15, referenced by specifying FR0 to FR15, DR0/2/4/6/8/10/12/14. The

correspondence between FRPn and the reference name is determined by the PR and SZ bits in

FPSCR. Refer figure 3.4.

1. Floating-point registers, FPRi (16 registers)

FPR0 to FPR15

2. Single-precision floating-point registers, FRi (16 registers)

FR0 to FR15 indicate FPR0 to FPR15

3. Double-precision floating-point registers or single-precision floating-point vector registers in

pairs, DRi (8 registers)

A DR register comprises two FR registers.

DR0 = {FR0, FR1}, DR2 = {FR2, FR3}, DR4 = {FR4, FR5}, DR6 = {FR6, FR7},

DR8 = {FR8, FR9}, DR10 = {FR10, FR11}, DR12 = {FR12, FR13}, DR14 = {FR14, FR15}

FPR0

FPR1

FPR2

FPR3

FPR4

FPR5

FPR6

FPR7

FPR8

FPR9

FPR10

FPR11

FPR12

FPR13

FPR14

FPR15

FR0

FR1

FR2

FR3

FR4

FR5

FR6

FR7

FR8

FR9

FR10

FR11

FR12

FR13

FR14

FR15

DR0

DR2

DR4

DR6

DR8

DR10

DR12

DR14

Transfer instruction case:

FPSCR.SZ = 0

FPSCR.SZ = 1

Operation instruction case:

FPSCR.PR = 0 FPSCR.PR = 1

Reference name

Figure 3.4 Floating-Point Registers

SH7261 Datasheet(PDF) 103 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 103 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL