| Electronic Components Datasheet Search |
|
7721 Datasheet(PDF) 176 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7721 Datasheet(HTML) 176 Page - Renesas Technology Corp |
|
176 / 577 page ![]() TIMER B 7721 Group User’s Manual 9–9 9.3 Timer mode Fig. 9.3.1 Structures of timer Bi mode register and timer Bi register in timer mode b7 b6 b5 b4 b3 b2 b1 b0 00 Bit This bit is invalid in timer mode; its value is undefined at reading. Nothing is assigned. Bit name Count source select bits Functions At reset RW These bits are invalid in timer mode. Operating mode select bits 1 0 0 : Timer mode b1 b0 0 ! ! 0 2 RW RW 3 RW RW Timer Bi mode register (i = 0 to 2) (Addresses 5B16 to 5D16) ! 0 0 0 – Undefined 4 Undefined 5 6 7 0 0 : f2 0 1 : f16 1 0 : f64 1 1 : f512 b7 b6 RW 0 RW 0 RO b7 b0 b7 b0 (b15) (b8) Timer B0 register (Addresses 5116, 5016) Timer B1 register (Addresses 5316, 5216) Timer B2 register (Addresses 5516, 5416) RW 15 to 0 Bit Functions At reset These bits can be set to “000016” to “FFFF16.” Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value. Undefined RW Note: Read from or write to this register in a unit of 16 bits. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |