 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AX2000-1CS896M Datasheet(PDF) 63 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
AX2000-1CS896M Datasheet(HTML) 63 Page - Actel Corporation |
|
|
63 / 226 page  Axcelerator Family FPGAs v2.7 2-49 Buffer Module Introduction An additional resource inside each SuperCluster is the Buffer (B) module (Figure 1-4 on page 1-3). When a fanout constraint is applied to a design, the synthesis tool inserts buffers as needed. The buffer module has been added to the AX architecture to avoid logic duplication resulting from the hard fanout constraints. The router utilizes this logic resource to save area and reduce loading and delays on medium-to-high-fanout nets. Timing Models and Waveforms Timing Characteristics Figure 2-33 • Buffer Module Timing Model Figure 2-34 • Buffer Module Waveform Table 2-63 • Buffer Module Worst-Case Commercial Conditions VCCA = 1.425V, VCCI = 3.0V, TJ = 70°C '–2' Speed '–1' Speed 'Std' Speed Parameter Description Min. Max. Min. Max. Min. Max. Units Buffer Module Propagation Delays tBFPD Any input to output Y 0.12 0.14 0.16 ns IN OUT OUT GND 50% 50% 50% 50% GND IN VCCA VCCA tBFPD tBFPD |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
