Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AX2000-1CS896M Datasheet(PDF) 81 Page - Actel Corporation

Part # AX2000-1CS896M
Description  Axcelerator Family FPGAs
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

AX2000-1CS896M Datasheet(HTML) 81 Page - Actel Corporation

Back Button AX2000-1CS896M Datasheet HTML 77Page - Actel Corporation AX2000-1CS896M Datasheet HTML 78Page - Actel Corporation AX2000-1CS896M Datasheet HTML 79Page - Actel Corporation AX2000-1CS896M Datasheet HTML 80Page - Actel Corporation AX2000-1CS896M Datasheet HTML 81Page - Actel Corporation AX2000-1CS896M Datasheet HTML 82Page - Actel Corporation AX2000-1CS896M Datasheet HTML 83Page - Actel Corporation AX2000-1CS896M Datasheet HTML 84Page - Actel Corporation AX2000-1CS896M Datasheet HTML 85Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 226 page
background image
Axcelerator Family FPGAs
v2.7
2-67
Special PLL Macros
Table 2-83 shows the macros used to connect the RefCLK input and CLK1 and CLK2 outputs using the different routing
resources.
Table 2-83 • PLL Special Macros
Macro Name
Usage
PLLINT
Connects RefCLK to a regular routed net or a pad.
PLLRCLK
Connects CLK1 or CLK2 to the CLK network.
PLLHCLK
Connects CLK1 or CLK2 to the HCLK network.
PLLOUT
Connects CLK1 or CLK2 to a regular routed net.
Table 2-84 • Electrical Specifications
Parameter
Value
Notes
Frequency Ranges
Reference Frequency (min.)
14 MHz
Lowest input frequency
Reference Frequency (max.)
200 MHz
Highest input frequency
OSC Frequency (min.)
20 MHz
Lowest output frequency
OSC Frequency (max.)
1 GHz
Highest output frequency
Jitter
Long-Term Jitter (max.)
1%
Percentage of period, low reference clock frequencies
Long-Term Jitter (max.)
100ps
High reference clock frequencies
Short-Term Jitter (max.)
50ps+1%
Percentage of output frequency
Acquisition Time (lock) from Cold Start
Acquisition Time (max.)*
400 cycles
Period of low reference clock frequencies
Acquisition Time (max.)*
1.5
μs
High reference clock frequencies
Power Consumption
Analog Supply Current (low freq.)
200
μA
Current at minimum oscillator frequency
Analog Supply Current (high freq.)
200
μA
Frequency-dependent current
Digital Supply Current (low freq.)
0.5
μA/MHz
Current at maximum oscillator frequency, unloaded
Digital Supply Current (high freq.)
1
μA/MHz
Frequency-dependent current
Duty Cycle
Minimum Output Duty Cycle
45%
Maximum Output Duty Cycle
55%
Note: *The lock bit remains Low until RefCLK reaches the minimum input frequency.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com