MC33596FCESLASHR2 datasheet(16/70 Pages) FREESCALE

16 / 70 page

MC33596 Data Sheet, Rev. 4

Receive Mode

Freescale Semiconductor

Figure 9. Preamble Definition

11.2.3.2 ID

When clock recovery is done, the data manager verifies if an ID is received. The ID is used to identify a

useful frame to receive. It is also necessary, when the receiver is strobed, to detect an ID in order to stay

in run mode and not miss the frame.

The ID allows selection of the correct device in an RF transmission, as the content has been loaded

previously in the ID register. Its length is variable, defined by the IDL[1:0] bits. The complement of the

ID is also recognized as the identifier.

It is possible to build a tone to form the detection sequence by programming the ID register with a full

sequence of ones or zeroes.

Once the ID is detected, a HEADER will be searched to detect the beginning of the useful data to send on

the SPI port.

See Section 11.2.4, “State Machine in Receive Mode When DME=1” for more details when ID is not

detected when SOE=1 or SOE=0.

NOTES:

1. The AGC settling time pulse can be split over different pulses as long as the overall duration is at least 200

μs.

The 200

μs pulse may be replaced by : (1 bit @ 2400 bps or 2 bits @ 4800 bps or 4 bits @ 9600 bps or 8 bits @ 19200 bps).

2. Table 13 defines the minimum number of Manchester symbols required for the data slicer operation versus the data and average filter cut-off

frequencies.

3. The Manchester 0 symbol can be replaced by a 1.

OOK MODULATION (DSREF = 0)

AGC Settling Time

Clock Recovery

1 Manchester

‘0’ Symbol

OOK MODULATION (DSREF = 1)

AGC Settling Time

Data Slicer Reference Settling Time

Clock Recovery

FSK MODULATION (DSREF = 1)

At Least 3 Manchester

0 Symbols

at Data Rate (2 and 3)

Data Slicer Reference Settling Time

Clock Recovery

At Least 3 Manchester

0 Symbols

at Data Rate (2 and 3)

1 Manchester

0 Symbol

at Data Rate (3)

1 Manchester

0 Symbol

at Data Rate (3)

at Data Rate

1 NRZ >

200 μs (1)

1 NRZ >

200 μs (1)

OOK MODULATION (DSREF = 0)

AGC Settling Time

Clock Recovery

1 Manchester

‘0’ Symbol

OOK MODULATION (DSREF = 1)

AGC Settling Time

Data Slicer Reference Settling Time

Clock Recovery

FSK MODULATION (DSREF = 1)

At Least 3 Manchester

0 Symbols

at Data Rate (2 and 3)

Data Slicer Reference Settling Time

Clock Recovery

At Least 3 Manchester

0 Symbols

at Data Rate (2 and 3)

1 Manchester

0 Symbol

at Data Rate (3)

1 Manchester

0 Symbol

at Data Rate (3)

at Data Rate

1 NRZ >

200 μs (1)

1 NRZ >

200 μs (1)

MC33596FCE/R2 Datasheet(PDF) 16 Page - Freescale Semiconductor, Inc

MC33596FCE/R2 Datasheet(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL