Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS3525 Datasheet(PDF) 119 Page - ams AG

Part # AS3525
Description  Advanced Audio Processor System
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3525 Datasheet(HTML) 119 Page - ams AG

Back Button AS3525 Datasheet HTML 115Page - ams AG AS3525 Datasheet HTML 116Page - ams AG AS3525 Datasheet HTML 117Page - ams AG AS3525 Datasheet HTML 118Page - ams AG AS3525 Datasheet HTML 119Page - ams AG AS3525 Datasheet HTML 120Page - ams AG AS3525 Datasheet HTML 121Page - ams AG AS3525 Datasheet HTML 122Page - ams AG AS3525 Datasheet HTML 123Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 194 page
background image
AS3525-A/-B C22O22
Data Sheet, Confidential
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.13
119
- 194
7.4
Audio and Power Management functions
7.4.1
SYSTEM
7.4.1.1
General
The system block handles the power up, power down and regulator voltage settings of the AFE.
7.4.1.2
Power Up
The chip powers up when on of the following condition is true:
•
High signal on the PWR_UP pin (>80ms, >1V & >1/3 BVDD)
•
Input voltage on the UVDD pin (USB plug in: >80ms, BVDD>1.5V, UVDD>4.5V)
•
Input voltage on the CHG_IN pin (charger plug in: >80ms, BVDD>1.5V, CHG_IN>4.0V)
•
Input voltage on BVDD pin (battery change: >1.35V)
To hold the chip in power up mode the PwrUpHld bit in the SYSTEM register (0x20h) is set.
7.4.1.3
Power Down
The chip automatically shuts off if one of the following conditions arises:
1.
Clearing the PwrUpHld bit in SYSTEM register (0x20h)
2.
I2C watchdog power down if enabled (no serial reading for >1s, has to be enabled)
3.
BVDD drops below the minimum threshold voltage (<2.7V)
4.
Junction temperature reaches maximum threshold, set in SUPERVISOR register (0x24h)
5.
High signal on the PWR_UP pin for more than (>6s, >1V & >1/3 BVDD).
Figure 44 Power Up Timing
Power up from PwrUp, CHG_IN,
VBUS or RTCSUP pin
BVDD
rising with VBAT1 supply (DCDC3V)
VREF, IREF
rising with vdd_bandgap
QLDO1 & 2
AVDD & DVDD for internal supply
Enable CP Sequence
EN LDO2 + DCDC
start sequencer with 1.2 MHz clock
VREF=ok
QLDO2=ok
Enable PVDD
Enable CVDD
+2ms
+4ms
start up with length regulator (200mA)
charge pump (50mA) enable unlock, enable
via I2C setting
+6ms
PowerGood = XRES
+8ms
Enable IOVDD
+10ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com