P89LPC915FDH datasheet(16/75 Pages) NXP

16 / 75 page

P89LPC915_916_917_5

Product data sheet

Rev. 05 — 15 December 2009

16 of 75

NXP Semiconductors

P89LPC915/916/917

8-bit microcontrollers with accelerated two-clock 80C51 core

P0.7/T1/KBI7/CLKOUT

I/O

P0.7 — Port 0 bit 7.

I/O

T1 — Timer/counter 1 external count input or overﬂow output.

KBI7 — Keyboard input 7.

CLKOUT — Clock output.

P1.0 to P1.5

I/O, I

[1]

Port 1: Port 1 is a 6-bit I/O port with a user-conﬁgurable output type,

except for three pins as noted below. During reset Port 1 latches are

conﬁgured in the input only mode with the internal pull-up disabled. The

operation of the conﬁgurable Port 1 pins as inputs and outputs depends

upon the port conﬁguration selected. Each of the conﬁgurable port pins

are programmed independently. Refer to Section 8.13.1 “Port

conﬁgurations” and Table 15 “Static characteristics” for details. P1.2 to

P1.3 are open drain when used as outputs. P1.5 is input only.

All pins have Schmitt triggered inputs.

Port 1 also provides various special functions as described below:

P1.0/TXD

I/O

P1.0 — Port 1 bit 0.

TXD — Transmitter output for serial port.

P1.1/RXD

I/O

P1.1 — Port 1 bit 1.

RXD — Receiver input for serial port.

P1.2/T0/SCL

I/O

P1.2 — Port 1 bit 2 (open-drain when used as output).

I/O

T0 — Timer/counter 0 external count input or overﬂow output (open-drain

when used as output).

I/O

SCL — I2C serial clock input/output.

P1.3/INT0/SDA

I/O

P1.3 — Port 1 bit 3 (open-drain when used as output).

INT0 — External interrupt 0 input.

I/O

SDA — I2C serial data input/output.

P1.4/INT1

P1.4 — Port 1 bit 4.

INT1 — External interrupt 1 input.

P1.5/RST

P1.5 — Port 1 bit 5 (input only).

RST — External Reset input during power-on or if selected via UCFG1.

When functioning as a reset input, a LOW on this pin resets the

microcontroller, causing I/O ports and peripherals to take on their default

states, and the processor begins execution at address 0. Also used

during a power-on sequence to force ISP mode. When using an

oscillator frequency above 12 MHz, the reset input function of P1.5

must be enabled. An external circuit is required to hold the device in

reset at power-up until VDD has reached its speciﬁed level. When

system power is removed VDD will fall below the minimum speciﬁed

operating voltage. When using an oscillator frequency above

12 MHz, in some applications, an external brownout detect circuit

may be required to hold the device in reset when VDD falls below the

minimum speciﬁed operating voltage.

Table 6.

P89LPC917 pin description …continued

Symbol

Type Description

P89LPC915FDH Datasheet(PDF) 16 Page - NXP Semiconductors

P89LPC915FDH Datasheet(HTML) 16 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Datasheet Download

Link URL